Process Detector (For DVFS and monitoring process variation)
MoSys Announces Availability of Silicon Proven 40nm DDR3 and DDR3/2 Combo PHYs with Support for Datarates up to 2133 Mbps
Proven Interoperability with Denali’s Databahn Memory Controller Streamlines Memory Sub-System Design
SUNNYVALE, Calif.--Nov. 30, 2009-- MoSys, Inc., a leading supplier of high-density embedded memory and high-datarate parallel and serial interface IP, today announced the availability of its silicon-proven DDR3 and DDR3/2 combo PHYs. MoSys’ fully-integrated solution complies with the latest DFI specification and provides the physical layer (PHY) interface between the controller logic and DDR3/2 DRAM devices. The DDR3/2 PHYs can achieve datarates up to 1600Mbps in a wirebond package and 2133Mbps in flip chip packaging, making them well-suited for both high -performance and cost-sensitive designs.
“Our high-performance memory controllers and predictable protocol verification portfolio are the industry’s most widely used, silicon-proven solutions,” said David Lin, Vice President of Marketing at Denali Software, Inc. “MoSys' DDR3/2 Combo PHY extends our ability to provide best-in-class, end-to-end memory interconnect solutions to our mutual customers.”
“DDR3 is rapidly gaining adoption as the next generation of the DDR memory interface,” said David DeMaria, Vice President of Business Operations at MoSys. "The availability of our DDR3/2 Combo PHY and its seamless interoperability with Denali’s Memory Controller ensures speedy time-to-market for our customers’ chip designs."
"The high speed interface requirements for our ASICs are demanding," said Anil Mankar, Senior Vice President of VLSI Engineering for Mindspeed Technologies. “We selected the DDR3 solution from MoSys because it precisely met our requirements."
MoSys’ DFI 2.1 compliant DDR 3/2 PHY product is available to chip designers using 40nm and 65nm processes. MoSys’s DDR 3/2 Combo PHY solution is available in both wirebond and flipchip configurations. Offering a choice of 1.8V or 2.5V IO FETs, the DDR PHYs support datarates up to 2133Mbps.
About MoSys, Inc.
Founded in 1991, MoSys® (NASDAQ: MOSY), develops, markets and licenses differentiated embedded memory and high speed parallel and serial interface IP for advanced SoC designs. MoSys’ patented 1T-SRAM® and 1T-Flash® memory technologies offer a combination of high density, low power consumption, high speed and low cost advantages that are unmatched by other available memory technologies for a variety of networking, computing, storage and consumer/graphics applications.
MoSys’ silicon-proven interface IP portfolio includes DDR3/2 Combo PHYs, as well as SerDes IP that support data rates from 1 Gigabit per second (Gbps) to 11Gbps, across a wide range of standards, including PCI-Express, XAUI, SATA and 10G KR. MoSys IP has been production-proven in more than 190 million devices.
MoSys is headquartered in Sunnyvale, California. More information is available on MoSys' website at www.mosys.com.
|
Related News
- MoSys Announces Availability of 40nm PCI Express 2.0 PHY
- Synopsys First to Announce DDR3 IP with Support for 2133 Mbps Data Rates and 1.35V DDR3L
- MIPI C-D Combo PHY and DSI Controller IP Cores, Silicon Proven, Immediate licensing at a Competitive Price for Your Next Project
- Elevate Your Display and Camera SOC Capabilities with our latest Silicon Proven MIPI C-D Combo Tx/Rx PHY and DSI Controller IP Cores
- Implement seamless DRAM processing speeds utilizing Silicon Proven DDR4/LPDDR4/DDR3L Combo PHY IP Core in 12FFC process technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |