English
Gov't IP hearings to cover chip, software patents
 |
Gov't IP hearings to cover chip, software patents
By George Leopold, EE Times
February 22, 2002 (5:54 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0066
WASHINGTON — Government regulators will hold four days of public hearings next week at the University of California, Berkeley, on a range of intellectual-property (IP) issues, including hardware, software and semiconductor patents.
The hearings, sponsored by the Federal Trade Commission and the Justice Department's antitrust division, are part of an effort to reexamine the growing tensions between intellectual-property rights and competitive technology markets. They will begin Monday (Feb. 25).
A key impetus for the hearings, U.S. officials said, is the proliferation of patent filings and awards over the last decade. Many observers worry that patent proliferation is stifling competition in electronics, biotechnology and other economically critical industries.
A Feb. 27 hearing will cover software patents and the Internet. Along with a handful of patent experts from academia and law firms, the panel includes industry execut ives from Borland Software Corp., Amazon.com and Divx Networks Inc.
A Feb. 28 panel on hardware and semiconductor patents includes executives from Cisco Systems, Hewlett-Packard, Intel, Micron Technology and Texas Instruments.
The IP hearings have prompted industry concerns that the government may be preparing to rewrite its guidelines on intellectual property. In the past, the Justice Department has issued favorable opinions on licensing issues like patent pooling.
Government officials said the concerns were unfounded. "There is no hidden agenda to these hearings," said Federal Trade Commission chief Timothy Muris.
Related News
- SMIC: Advanced Process Technologies and Gov't Funding (Part 2)
- SMIC: Advanced Process Technologies and Gov't Funding
- Gov'T of Canada Invests $7M In Tundra Semiconductor to Develop Next-Generation RapidIO Technology
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |