English
Gov't IP hearings to cover chip, software patents
 |
Gov't IP hearings to cover chip, software patents
By George Leopold, EE Times
February 22, 2002 (5:54 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0066
WASHINGTON — Government regulators will hold four days of public hearings next week at the University of California, Berkeley, on a range of intellectual-property (IP) issues, including hardware, software and semiconductor patents.
The hearings, sponsored by the Federal Trade Commission and the Justice Department's antitrust division, are part of an effort to reexamine the growing tensions between intellectual-property rights and competitive technology markets. They will begin Monday (Feb. 25).
A key impetus for the hearings, U.S. officials said, is the proliferation of patent filings and awards over the last decade. Many observers worry that patent proliferation is stifling competition in electronics, biotechnology and other economically critical industries.
A Feb. 27 hearing will cover software patents and the Internet. Along with a handful of patent experts from academia and law firms, the panel includes industry execut ives from Borland Software Corp., Amazon.com and Divx Networks Inc.
A Feb. 28 panel on hardware and semiconductor patents includes executives from Cisco Systems, Hewlett-Packard, Intel, Micron Technology and Texas Instruments.
The IP hearings have prompted industry concerns that the government may be preparing to rewrite its guidelines on intellectual property. In the past, the Justice Department has issued favorable opinions on licensing issues like patent pooling.
Government officials said the concerns were unfounded. "There is no hidden agenda to these hearings," said Federal Trade Commission chief Timothy Muris.
Related News
- SMIC: Advanced Process Technologies and Gov't Funding (Part 2)
- SMIC: Advanced Process Technologies and Gov't Funding
- Gov'T of Canada Invests $7M In Tundra Semiconductor to Develop Next-Generation RapidIO Technology
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- Siemens' Solido SPICE now certified for multiple leading-edge Samsung Foundry processes
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |