Jointwave H.264 IP solution at both InterBEE 2009 and ET 2009 Show
Tokyo, Japan -- December 2, 2009 -- Jointwave, one of world leading FPGA/ASIC Multimedia IP Core design services companies, together with SPINNAKER SYSTEMS, Japan’s biggest FPGA/AISC IP distributor gave a real time demonstration of H.264 for FPGA/ASIC IP on Altera Cyclone III FPGA at InterBEE2009 (Altera Booth #5508) and H.264 IP Core for Xilinx FPGA Solution at ET2009(PALTEK Booth).
With a maximum resolution support of 1920×1080(FullHD)at 120 frames per second, the IP introduces a new level of performance and functionality. The Full HD H.264 codec supports 4:2:0,4:2:2 and 4:4:4 chroma formats with performable bit depth from 8-bit to 14-bit and even 16-bit. Jointwave H.264 IP Solution brings further speed improvements to achieve simultaneous multiple stream encoding with resolutions up to 1920 × 1080 interlaced and progressive, easily encoding full HD at optimal frame rates at only 150 MHz clock frequency with CABAC and CAVLC at 100 Mbps and 400 Mbps respectively. The IP is capable of supporting both Panasonic AVC Intra encoding as well as H.264 standard Inter encoding and decoding. The solution is fully validated in hardware with ITU-T and Franhoufer test stream. The codec solution is currently being licensed by Jointwave to the world leading OEMs in professional video market.
Cho Hong, Sr. Manager for IP marketing at Spinnaker Systems said: ”With their expertise in RTL development and FPGA application, Jointwave has delivered an H.264 codec solution which meets the stringent high performance requirements of various broadcast and other professional video codec customers. We are already seeing acceptance of their solutions with our key customers.”
“Combining our expertise in FPGA/ASIC design as well as in video technologies, we have developed H.264 Baseline, MP and HP codec IP core with compelling features and performance to drive high end broadcasting and other professional video infrastructure markets,” said Thomas Wang, President & COO at Jointwave.
Jointwave H.264 IP Core is now available for licensing. ASIC IP comes with Verilog source code and FPGA IP with netlist. FPGA test bench, test data and complete technical documentation are available. For further information, please write to sales@jointwave.com
About Jointwave
Since its inception, Jointwave has been focusing on video processing and codec IP design for FPGA/ASIC. Its H.264 solution supports SD and Full HD formats realtime encoding up to 1080p @30fps on a single low-cost Xilinx or Altera FGPA device, like Spartan-3 or Cyclone III. All of its IP cores for H.264/AVC(MPEG4 Part10)encoders or decoders are easy to be customized and easy to be integrated into FPGA or SoC. Jointwave provides comprehensive consultancy and technical services to help customers evaluate and implement complete H.264 solutions.For more information, please visit: www.jointwave.com
About SPINNAKER SYSTEMS
SPINNAKER SYSTEMS is Japan’s biggest FPGA/ASIC IP and EDA Tools software distributor. Its parent company, PALTEK Corp. (JASDAQ: 7587) is an authorized sub-distributor of Xilinx in Japan. For more information please visit http://www.spinnaker.co.jp
About Xilinx
Xilinx is the worldwide leader in programmable logic solutions. For more information please visit http://www.Xilinx.com
About Altera
Altera Corporation’s programmable logic solutions enables system and semiconductor companies to rapidly and cost effectively innovate, differentiate, and win in their markets. For more information about Altera FPGA、CPLD and ASIC, please visit www.altera.com
|
Jointwave Group LLC. Hot IP
Related News
- Jointwave Announces Green H.264 HD Encoder IP
- Jointwave presents H.264 solution for FPGA/ASIC
- Fujitsu launches full HD multi-standard decoder device supporting both MPEG-2 and H.264
- WWComs Announces High Profile HD H.264/AVC Encoder at the National Association of Broadcasters Show
- Sand Video to Demonstrate First-Ever Real Time High Definition H.264 Decoder at 2003 Consumer Electronics Show
Breaking News
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Panasonic Automotive Systems and Arm Partner to Standardize Software-Defined Vehicles
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Logic Fruit Technologies Launches JESD204D Transmitter and Receiver IP - Advancing High-Bandwidth Data Solutions
- Sondrel announces that it is opening up its library of IP for licensing
Most Popular
- Tessolve to Acquire Germany's Dream Chip Technologies
- Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- Sondrel announces that it is opening up its library of IP for licensing
E-mail This Article | Printer-Friendly Page |