Fabless ASIC startup eSilicon raises $6 million in funding
![]() |
Fabless ASIC startup eSilicon raises $6 million in funding
By Semiconductor Business News
February 21, 2002 (1:38 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0056
SANTA CLARA, Calif. -- eSilicon Corp., a fabless chip supplier of ASICs, today announced that it has secured $6 million in funding from a number of investors. Fremont Ventures was the lead investor in eSilicon. Crosspoint Venture Partners, Texas Pacific Group, and a limited number of individual private investors also participated in the round. "eSilicon made remarkable strides in 2001, despite the worst semiconductor downturn in history," said Jack Harding, chairman, president and CEO of eSilicon Corp. "Coupled with recent customer announcements, this significant investment and strong vote of confidence by Fremont Ventures establishes our position as the company that is charting a new course for the ASIC industry," said Harding, who was previously president and CEO of Cadence Design Systems Inc. Last month, Harding announced eSilicon had garnered 10 design wins and he said the company would start shipping its first chips in volume next quarter (see Jan. 23 story). Among eSilicon's first designs are a special delay-locked loop circuit for a digital camera designed for Eastman Kodak; an MP3 encoder/decoder for PortalPlayer; a home gateway device designed for 2Wire; and a one-million-gate device for an undisclosed set-top maker.
Related News
- EVE Raises $6 Million in New Funding
- Chip Express, the Structured ASIC Leader, Raises $12 Million in Funding, Unveils New Name
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Efabless Raises $6.3 Million in Series A-1 Extension, Featuring Investments from GlobalFoundries, Synopsys, and New North Ventures
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |