Ceva-Waves Bluetooth 5.3 Low Energy Baseband Controller, software and profiles
Panelists look at IP quality versus design productivity
Anne-Francoise Pele, EE Times
(12/09/2009 6:33 AM EST)
PARIS — A fundamental problem in the industry is to analyze and implement the tradeoffs between improving IP quality and losing design productivity. During a panel discussion at the IP-ESC 2009 Conference last week in Grenoble, France, IP buyers and sellers confronted experiences and issues.
Franois Rémond, director, CAD & design methodology at STMicroelectronics NV (Geneva, Switzerland), recognized that, over the last few years, SoC design productivity raised thanks to IP-based integration methods. At the same time, he observed that IP quality improved with costly investments in design for reuse methods.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- Cadence Unveils Joules RTL Design Studio, Delivering Breakthrough Gains in RTL Productivity and Quality of Results
- Synopsys Delivers Higher Productivity and Quality for Advanced-Node 5G/6G SoCs on Samsung Foundry's Low-Power Process
- Cadence Extends Digital Design Leadership with Revolutionary ML-based Cerebrus, Delivering Best-in-class Productivity and Quality of Results
- Jasper Design Automation Announces ActiveDesign With Behavioral Indexing for Greater RTL Design Quality and Designer Productivity
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks