DOLPHIN Integration moving ahead towards Assertion-Based Verification with SLASH
Grenoble, France -- December 11, 2009 -- With the autumn 2009 releases of SLASH, DOLPHIN Integration is delivering a significant upgrade for automating specification-based design verification techniques. Indeed, the bundle SLASH - schematic editor SLED coupled with mixed signal simulator SMASH – now natively supports Property Specification Language (PSL) assertions to empower designers for performing Assertion-Based Verification (ABV).
PSL is a language based on the Sugar language which originated at IBM Haifa. It has been IEEE standardized as PSL in 1995. It aims at specifying design properties through assertions to ensure that a circuit meets its specifications.
The designer or the verification engineer can instantiate PSL assertions in his design and simulate them for validation purposes with the relevant options of both SLED and SMASH. Moreover, the SLED ABV option enables to automatically generate synthesizable hardware checkers which can be embedded in a test chip, an FPGA, a secure circuit or a mission critical circuit for real-time monitoring. The generated RTL views of PSL properties (in Verilog or VHDL) can be easily integrated into any design environment.
You are now able to easily design circuits with embedded monitoring capabilities!
For more information on PSL, feel free to download the presentation sheet or contact Nathalie Dufayard at solutions@dolphin.fr
The free discovery options of SMASH & SLED are available for download at:
- http://www.dolphin.fr/medal/smash/smash_download.php
- http://www.dolphin.fr/medal/sled/sled_download.php
|
Dolphin Design Hot IP
Related News
- Dolphin Integration brings relief to Assertion-Based Verification
- OneSpin Delivers First SystemC Assertion-Based Formal Verification Solution
- OneSpin Solutions Offers Full Availability of its Cloud Computing System After Successful Beta Program
- OneSpin launches industry’s first comprehensive solution for automatic metric-driven formal assertion-based verification coverage analysis and measurement
- NextOp Reduces Engineering Development Time with BugScope Assertion Synthesis for Assertion-Based Verification
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |