English
Sigasi Announces Production Release and Pricing for its IDE for VHDL
Tool will be sold, distributed and supported over the internet
Ghent, Belgium – December 11, 2009 – Sigasi, an EDA company focused on agile hardware design tools, today announced the first production release and pricing for Sigasi HDT, an Intelligent Development Environment (IDE) for VHDL.
Sigasi HDT Release 1.0 will be available on January 13, 2010. Pricing will be €499 for a oneyear single seat subscription license.
In the mean time, the tool continues to be available for free in the public beta program. Existing beta customers are offered a discount and will be upgraded automatically.
Sigasi HDT will be sold, distributed and supported over the internet, using the same infrastructure that has been employed since May 2009 for the public beta program.
"Our public beta program has been very well received", said Hendrik Eeckhaut, Sigasi's CTO. "We have implemented many new features in response to customer suggestions. Moreover, we now have a proven internet infrastructure to distribute and support our tool."
"Sigasi HDT is truly an agile EDA tool, both in its functionality as in the way we develop and distribute it", said Philippe Faes, Sigasi's CEO. "Our customers applaud the intuitiveness it brings to their design process, and our super-fast development and response cycle."
About Sigasi HDT
Sigasi HDT (Hardware Development Toolkit) is built upon the widely accepted Eclipse platform and contains an ultra-fast VHDL parser and compiler. As a result, the tool fully understands a design in terms of VHDL concepts. Sigasi HDT drastically increases the productivity of VHDL designers by helping them to write, review and reuse their designs in an intuitive way.
About Sigasi
Sigasi is an Electronic Design Automation (EDA) company that focuses on the development of agile hardware design tools. The company is headquartered in Ghent, Belgium. For further information, please visit http://www.sigasi.com.
|
||||||
Related News
- Kazan Networks Announces NVMe-oF ASIC Production Release
- Dolphin Integration announces a new release of its innovative IDE for the RISC-V ecosystem
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- Lattice Announces Production Release Of iCE40 "Los Angeles" LP-Series And HX-Series mobileFPGA Device Families
- Cadence Announces Production Release of Virtual Platform for Xilinx Zynq-7000 Extensible Processing Platform
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |