NXP Introduces Advanced 3DTV Processor
PNX5130 is industry’s first single-chip solution for 3DTV, FRC (MEMC) and local dimming
Eindhoven, Netherlands, December 14, 2009 –.NXP Semiconductors today announced the availability of the PNX5130, the industry’s first video co-processor enabling 3DTV, frame-rate conversion (FRC) and local backlight dimming in a single chip. By eliminating the need for external FPGA devices to support 3DTV, NXP is providing a highly cost-effective post-processing solution that will enable manufacturers to bring competitively priced 3D-enabled TV sets to the mainstream consumer market. The PNX5130 enables conversion of all popular 3DTV formats to both line and frame interleaved displays, and is designed for maximum flexibility to support emerging 3DTV standards. The PNX5130 is available immediately and will be demonstrated at 2010 CES in Las Vegas, Nevada, USA.
“3DTV is the new product differentiator for home entertainment systems,” said Vincent Vermeer, product marketing director for digital TV systems, NXP Semiconductors. “With the growing popularity of 3D movies, we expect to see a much wider range of 3D content – including broadcast content and games – become available for TV viewers over the next two years. The challenge for TV manufacturers will be how to make the 3D viewing experience more affordable for the average consumer. The PNX5130 is a critical part of the solution – combining support for 3DTV, FRC and local LED backlight dimming in a single integrated chip, reducing the total bill of materials.”
Flexible Architecture for 3DTV
Although 3DTV is still in the early stages of standardization, the flexible architecture of the PNX5130 supports the most popular formats for encoding – including spatial 3D, temporal 3D and 3D with depth – as well as display.
The PNX5130 is able to drive two different types of 3DTV display technologies used today: frame interleave, which it can support at 240Hz, as well as line interleave. In frame interleaved displays, images for the left and right eye are presented sequentially, and require the use of shutter glasses which are synchronized with the alternating frames. In line interleaved displays, passive polarizer glasses are used to filter between odd and even lines, which present different images for the left and right eyes. In addition, the PNX5130 can also generate depth to 2D video or adjust depth to stereoscopic content.
Motion Accurate Picture Processing (MAPP)The high-performance PNX5130 video post-processing platform also enables 3DTV with movie judder compensation. Based on the architecture of the PNX5100 platform, which has been widely recognized for its outstanding support of MEMC (Motion Estimation, Motion Compensation), the PNX5130 features the next generation of NXP’s proprietary MAPP (Motion Accurate Picture Processing) technology, which combines movie judder cancellation, motion sharpness, and vivid color management in a single device.
Technical Information
Key features of the highly integrated PNX5130 video co-processor include:
- 3DTV algorithms and format converters enabling conversion of all popular 3DTV formats to line interleaved (60/120Hz) and frame interleaved (120/240Hz) displays
- Superior motion sharpness technology and full motion compensated up-conversion (ME/MC) to 1920 x 1080p at 120Hz and 240Hz
- HD halo-reduced movie judder compensation and motion blur reduction
- Integrated local dimming feature for combined local dimming and MEMC applications
- Wide color gamut mapping; skin tone protection; green, blue and white stretch; sharpness enhancements (2D peaking, LTI, CTI, CDS); and contrast enhancements
- Dynamic backlight control and 2D (local) dimming for 120Hz and 240Hz TVsIn addition, the PNX5130 will offer integrated Full Motion Estimation for 3DTV starting in Q1 2010.
Product Availability
Engineering samples of the PNX5130 are available immediately, while the final software release will be available in Q1 2010.
About NXP Semiconductors
NXP Semiconductors provides High Performance Mixed Signal and Standard Product solutions that leverage its leading RF, Analog, Power, Digital Processing and manufacturing expertise. These innovations are used in a wide range of automotive, industrial, consumer, lighting, medical, computing and identification applications. Headquartered in Europe, the company has about 29,000 employees working in more than 30 countries and posted sales of USD 5.4 billion in 2008. News from NXP is located at www.nxp.com.
|
NXP Hot IP
Related News
- Cobham Advanced Electronic Solutions Introduces Support for Wind River VxWorks RTOS for NOEL-V Processor
- NXP Introduces Industry's Lowest Power ARM Cortex-A7 Based Processor to Fuel Growth of the Internet of Things
- MIPS Technologies Introduces 64-bit Processor Core With Advanced Floating-Point Capabilities
- Resiltech and Andes Technology Announce Collaboration to Deliver Advanced STL Solutions for Andes Automotive-Grade RISC-V Processor IP
- Lattice Introduces New Secure Control FPGA Family with Advanced Crypto-Agility and Hardware Root of Trust
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |