English
ARM links with Synopsys to boost synthesisable core programme
 |
ARM links with Synopsys to boost synthesisable core programme
By Paul Dempsey, EE Times UK
November 19, 2001 (5:16 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011116S0005
ARM Holdings is looking to bolster its synthesisable core programme through a link with EDA group Synopsys. The two have developed a reference design, initially for the ARM946E-S core, ranging from the register transfer level to GDSII. Synopsys helped ARM develop the synthesisable ARM7 and has carried out similar work for cores and intellectual property (IP) from Infineon Technologies and NEC. Simon Segars, ARM's vice-president for engineering said: "The reference design flow will become the foundation methodology for our soft IP core solution." Rich Goldman, vice-president of strategic market development for Synopsys, said: "End designers of ARM-powered products can more rapidly integrate an ARM core into their products using the new reference design flow." The design uses logical and physical synthesis technologies. It is available immediately.
Related News
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Arm and Synopsys Strengthen Partnership to Accelerate Custom Silicon on Advanced Nodes
- Synopsys and Samsung Foundry Boost Power, Performance and Area for Modern SoCs on Samsung's SF2 Process
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Synopsys, Ansys and Keysight Collaborate with TSMC to Boost Performance of Autonomous Systems with New mmWave Reference Flow
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |