Xilinx Demonstrates Plug-and-Play HDTV Reference Design at CES 2010
Off-the-shelf solution with low-cost Spartan FPGAs and video enhancement algorithms accelerates design of HDTV displays with differentiating features and enhanced picture quality
LAS VEGAS, Jan 09, 2010 -- At the International Consumer Electronics Show (CES) today, Xilinx, Inc. (Nasdaq: XLNX) demonstrated a new Consumer Video Enhancement Reference Design that bundles advanced digital video algorithms with a low-cost Xilinx(R) Spartan(R) field programmable gate array (FPGA) for rapid 'plug-and-play' design of high-definition digital televisions (HDTVs). Xilinx is featuring the new reference design at CES this week from January 7th through January 10th in Xilinx Booth 35162MP, located in South Hall 4 of the Las Vegas Convention Center.
Developed in collaboration with Vestek Electronics Research and Development, an internationally recognized provider of video processing ICs and IP, the demonstration showcases an off-the-shelf, fully functional design that makes it easier for DTV OEMs to differentiate with picture quality rather than on price alone in high-volume markets. It features a configurable digital image engine specifically developed by Vestek to enhance image and video quality of flat panel LCDs and pre-programmed to run on the Spartan FPGA for the optimal mix of cost, power, and performance. To learn more about Vestek, visit http://www.vestek.com.tr.
The digital image engine incorporates a suite of production-proven video enhancement algorithms that have been shipping in high volume to the European DTV market. These deliver superior enhancement in color vividness, skin tone, image sharpness, and contrast with each pixel addressed individually instead of universally for the best picture quality and viewer experience. An easy-to-use graphical interface allows designers to adjust parameters and fine-tune picture quality based on the targeted market region. The Spartan FPGA-based solution eliminates the many engineer-hours required to develop and implement similar algorithms in application-specific standard products (ASSPs) or applications-specific integrated circuits (ASICs).
"For OEMs entering the HDTV market, there is a strong need to create offerings that stand out from competitive products on the retail shelf," said Harry Raftopoulos, director of consumer segment marketing at Xilinx. "The Consumer Video Enhancement Reference Design combines production-proven IP and silicon with a turnkey approach, enabling DTV OEMs to easily integrate the Spartan FPGA-based solution directly into their systems and quickly ship high-volume products while offering enhanced picture quality without requiring a dedicated team of video algorithm experts."
About Xilinx in Consumer Electronics
Xilinx is the worldwide leader in programmable logic solutions, offering the optimal balance of price, power, and features for consumer electronics with high-definition digital video, high-performance image processing, and high-speed connectivity. These capabilities are delivered with Xilinx Targeted Design Platforms that simplify development and differentiation of high quality digital displays, set-top boxes, multi-function printers, digital cameras and camcorders and portable handheld devices. For more information on how to accelerate the time to market of low-cost, innovative digital consumer electronics products, visit: http://www.xilinx.com/esp/consumer.htm.
|
Xilinx, Inc. Hot IP
Related News
- Vivado Design Suite 2013.3 Accelerates Productivity with Design Methodology, Next Generation Plug-and-Play IP, and Partial Reconfiguration
- Tensilica Demonstrates Success in Audio/Video and Broadband Communications at CES 2010
- Xilinx Demonstrates New Triple-Rate SDI Reference Designs for Broadcast Video Applications at NAB 2008
- Zoran's Multimedia Technology Enables Industry's First Plug-and-Play Motion JPEG USB 2.0 Reference Design, Demonstrated at Comdex 2002
- intoPIX, Adeas, and Nextera to showcase Reference design on IPMX at ISE 2022 on Xilinx Booth
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |