Sidense OTP Memory IP Helps "Green Up" Audium's Power Amplifier
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Ottawa, Canada and Bristol, UK – January 13, 2010 – Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, and Audium Semiconductor, a developer of highly efficient audio power amplifier integrated circuits, have announced the use of Sidense's ultra-low-power SLP one-time programmable (OTP) memory in Audium's recently announced high efficiency AS1001 audio power amplifier chip. The Sidense OTP macro is used to predefine register defaults after a chip reset.
While traditional Class D amplifiers only achieve optimum efficiency at or near full output power, the AS1001 amplifies an audio signal over the entire operating output power range and includes techniques to minimize both fixed losses and output-dependant variable losses. At normal listening levels, the AS1001 is 20 times more efficient than a traditional Class D power amplifier. Operating from a nominal 1.5V power supply and delivering 100W peak power output, the AS1001 is so efficient that battery-powered amplified loudspeakers, playing for three hours per day, can run for up to 10 months on a set of four ‘C' batteries. This high efficiency means a “greener” amplifier, since Audium technology greatly reduces carbon dioxide from power generation and pollution from battery production.
“A highly efficient audio power amplifier such as the AS1001 will find use in many consumer products, so minimum power and low cost are essential attributes,” said Tom Schild, Vice President of Worldwide Sales for Sidense. “The ultra-low power requirements and very small size of Sidense SLP macros are an ideal fit for Audium's audio power amplifier OTP requirements.”
“Optimizing the very high efficiency of our power amplifier ICs requires that every component used on the chips exhibit very low power dissipation,” said Huw Davies, Chief Commercial Officer for Audium. “Sidense's OTP macros combine very low power, a small footprint and ease of programming, which helped Audium develop the most efficient audio power amplifier over normal listening levels in the industry.”
About Sidense
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 40 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense OTP memory, embedded in over 80 customer designs, is available from 180nm down to 55nm and is scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
About Audium Semiconductor
Audium designs, develops and markets audio power amplifier integrated circuits that are 20 times more power efficient than competing technologies at normal listening levels.
Utilizing our devices in consumer audio applications reduces power consumption, extends battery life, enables smaller form factors, cuts cost-of-ownership, reduces waste, and contributes towards a more sustainable environment, all without compromising system performance. For more information, please visit www.audiumsemi.com.
|
Related News
- Sidense OTP Helps Richtek Technology Give Customers Cost-Effective and Efficient Power Management Solutions
- Sidense SHF Memory Macros Target IoT and Other Very Low Power Applications in TSMC's 40ULP Process
- Sidense OTP Helps Novatek Provide Customers with Cost-Effective and Reliable Display Drivers
- Sidense SLP Memory IP Targets Low Power OTP Applications
- CEO Interview: Charlie Janac of Arteris -- "Pick a Viable Path, Don't Give Up"
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |