Cyclic Design Releases Advanced BCH Error Correction IP for Next Generation NAND Flash Applications
Cyclic Design announces advanced BCH ECC, supporting the next generation flash memory devices that require higher levels of error correction codes (ECC). Companies can preserve their investment in existing NAND flash hardware and software solutions by upgrading to this ECC infrastructure.
Austin, TX -- February 3, 2010 - Cyclic Design (cyclicdesign.com) has announced the availability of its BCH ECC solution for next-generation NAND flash controllers. This IP supports 1KB correction blocks with up to 32 bits of ECC per block, enabling support for NAND flash devices that will be on the market within the next year. With this IP, companies can preserve their investment in existing NAND flash hardware and software by upgrading only the error correction portion of their design instead of buying and integrating a new controller design.
Over the past several years, vendors have gradually increased the ECC capabilities in their NAND flash controllers to accommodate the ever-increasing bit error rates of NAND flash. Most controllers today support 16-bit corrections over 512 byte blocks, which is sufficient for today's MLC flash devices.
Next generation NAND flash, however, will require stronger error correction to maintain acceptable levels of data integrity. To accomplish this, error correction must be performed over 1KB data blocks with much higher levels of ECC - typically ECC24 or ECC28. The change in block size requires a full redesign of the ECC logic, which can be a daunting challenge for companies without ECC expertise.
According to Eric Deal, founder of Cyclic Design, "NAND controllers are typically integrated very tightly with other I/O logic, so it does not make sense to replace an existing solution with a brand new controller. Companies now have the option of replacing just the error correction logic, minimizing both hardware and software development costs."
Cyclic Design's IP is available in verilog and is designed for use in both standalone NAND flash controllers as well as high-performance SSD applications, where the error correction can be shared among several channels of NAND flash. It supports programmable selection of block sizes and ECC levels and is parametrized to support a variety of performance and ECC options. The design runs at 300 MHz in the TSMC 45nm LP process and is also compatible with FPGA applications.
About Cyclic Design, LLC
Cyclic Design provides IP and consulting services for the semiconductor industry. The company specializes in ECC and NAND flash technology but has a broad base of experience through its founder, Eric Deal, who has over 15 years of industry experience.
For additional information and data sheets on Cyclic Design ECC solutions, contact Eric Deal or visit http://cyclicdesign.com.
|
Related News
- Cyclic Design Announces Enhanced BCH ECC Portfolio: G14X IP Supports 64-bit Error Correction for NAND Flash Applications
- Evatronix enhances its NAND Flash Controller with OCP interface and BCH error correction code
- ECC Tek Announces Ultra-High-Performance Binary BCH Encoders and Decoders
- iSine Inc. Releases Extreme ECC(tm) for NAND Flash SOC's optimized for ASIC and Xilinx FPGA implementation
- Arasan proudly releases its Radiation Hardened NAND Flash IP
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |