New CEO Sandeep Vij forms 'Team MIPS'
Junko Yoshida, EE Times
(02/07/2010 6:13 PM EST)
NEW YORK — Signing Sandeep Vij as its new CEO may turn out to be just what MIPS Technologies needed, as the world's number two processor IP company struggles to steal the spotlight back from ARM -- both in media attention and the industry's mindshare.
![]() |
Sandeep Vij CEO, MIPS Technologies |
Vij acknowledged that when he was approached to take the helm at MIPS, he was already "quite familiar with MIPS," as its customer and as a student of MIPS architecture.
Prior to joining MIPS, Vij was vice president and general manager of the broadband and consumer division of Cavium Networks, a MIPS architecture licensee.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Sandeep Vij Appointed CEO of MIPS Technologies
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- New MIPS CEO Sameer Wasson to Drive Company's RISC-V Market Penetration and Innovation
- CEO Leaves Wave, Putting MIPS' Future in Doubt
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset