Eureka Technology Supports PLB Bus Interface for Most of Its Popular IP Cores
Los Altos, California, February 11th, 2010 - Eureka Technology, a leading provider of system connectivity IP cores for SoC and FPGA designs, today announces the availability of the CoreConnect™ PLB™ Bus interface option for most of its IP core products. PLB Bus is the native interface standard for PowerPC and Power Architecture-based embedded processors and the Xilinx MicroBlaze™ CPU. By supporting the PLB™ bus interface standard, Eureka’s IP cores can be integrated seamlessly with any SoC design based on these standard CPU cores.
"Eureka Technology has a large selection of features rich IP cores designed for SoC and FPGA implementations," said Simon Lau, president of Eureka Technology. "Most of our IP cores such as SD/MMC controllers and NAND Flash memory controllers already support a wide selection of bus interfaces including AXI, AHB, APB, Wishbone, Avalon, and SH4 buses. The addition of PLB bus interface enables us to address virtually all our customers’ interface design needs from a single source."
Adding the PLB bus interface option to the wide variety of IP cores offer by Eureka Technology creates endless combinations of bridge applications for its customers. A sample of such designs include PLB to AHB bridge, PLB to PCI bridge, PLB to Wishbone bridge, or PLB SD controller in addition to PLB-based SDRAM controller, DMA and NAND Flash controllers. These IP cores feature PLB slave and PLB master as required. All of these IP cores can be implemented in any SoC and FPGA technology. These cores are available immediately in Verilog, VHDL, and FPGA netlist formats.
About Eureka Technology
Eureka Technology Inc. is a leading Intellectual Property (IP) core provider to ASIC/SoC, FPGA and system designers. The company develops and markets innovative IP cores that enable its customers to create and produce differentiating products. Eureka offers a wide range of silicon proven system core logic and peripheral functions to be used with different CPU and peripheral bus standards including PLB™, AXI™, AHB™, PowerPC™, PCI Express™, PCI™, Cardbus™, SDR/DDR SDRAM, NAND Flash, SD memory™, SDIO™, MultiMedia Card (MMC) CompactFlash™ and PCMCIA™. These IP cores offer advanced features, allowing customers to create product differentiation while improving time-to-market and reducing development costs. Located in the heart of Silicon Valley, California, Eureka Technology has licensed hundreds of IP cores to leading semiconductor and system companies worldwide. For additional information on the company and product offerings, please visit our website at http://www.eurekatech.com or send an email to info@eurekatech.com.
|
Eureka Technology Hot IP
Related News
- High Performance DDR3 SDRAM Controller from Eureka Technology Supports AHB and AXI Bus Interface.
- Eureka Technology IP Core Supports NASA's MARS 2020 Perseverance Rover Mission
- Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
- New Version of Most Widely Used Camera and Imaging Interface - MIPI CSI-2 - Designed to Build Capabilities for Greater Machine Awareness
- The DTPCI32DC - Dual Clock 32bit PCI Bus Target Interface from Digital Core Design
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |