Process Detector (For DVFS and monitoring process variation)
A dissenting opinion on the 'programmable imperative'
By Dylan McGrath
pldesignline.com (February 17, 2010)
Xilinx Inc. President and CEO Moshe Gavrielov uses the term "programmable imperative" to describe what he sees as the alignment of market and technology forces creating a tipping point whereby FPGAs are displacing ASICs for many applications.
It's essentially an old argument with a fancy new name. Programmable logic suppliers have been arguing since the invention of FPGAs that the flexibility of the devices and lower associated non-recurring engineering costs make them a superior choice to ASICs in many applications. The counterargument goes that ASICs offer performance, size and manufacturing cost savings that can't be touched by FPGAs.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Opinion: Power imperative favors ARM's client-to-server play
- Opinion: Nvidia's bad deal is not yet done
- Aquantia and AptoVision Unveil First Software-Defined Video over Ethernet (SDVoE) Solution for Pro-AV Market utilizing Aquantia's FPGA Programmable PHY
- Barefoot Networks Unveils Breakthrough Switching Technology: the World's First Fully Programmable Switches That Also Happen to Be the Fastest Switches Ever Built
- Menta Delivers Industry's Highest Performing Embedded Programmable Logic IP for SoCs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset