GateRocket Enhances Industry's Most Effective FPGA Debug Solution with New Features to Reduce Design Bring-up Time by 50% or More
Update: GateRocket Inc. has ceased operations (August 2011)
Version 5.0 of Rocket Vision® Includes SoftPatch, Auto Compare Features That Enable More Efficient Debug, Cut the Number of Synthesis-to-Place-and-Route Loops
BEDFORD, Mass.--February 23, 2010 --GateRocket, Inc., the leading supplier of verification and debug solutions for advanced FPGAs, today announced the availability of the newest version of its RocketVision® debugging software, further enhancing the company’s innovative approach to reducing design time for high-end programmable devices from Altera and Xilinx. RocketVision 5.0 introduces new capabilities that allow designers to select individual design blocks to run in their simulator or GateRocket’s RocketDrive® hardware verification system, the industry’s only Device Native® approach to debug and verification. The features enable engineers to find and fix bugs faster, and avoid unnecessary re-runs of time-consuming synthesis-to-place-and-route iterations, reducing overall design bring-up time by 50% or more compared to traditional approaches.
The new enhancements improve the overall efficiency of RocketVision, a software-based debugging tool that is used in conjunction with popular simulation tools and GateRocket’s RocketDrive hardware verification product. It provides simulators with visibility into the FPGA hardware and enables automated diagnosis by comparing intended behavior with actual results in the FPGA. With the new software release, designers now have the ability to move instances of one or more design blocks that were executing in the FPGA to run in the simulator. The user can then make changes to the RTL to fix bugs in their design and simulate them in software while the rest of the design executes in the native FPGA hardware in the RocketDrive.
“The significant increase in complexity and size of leading-edge FPGAs has put a strain on traditional verification and debug methods. GateRocket is focused exclusively on this FPGA debug crisis, providing a unique way to locate design errors, quickly correct them, and re-verify the entire design,” said Dave Orecchio, GateRocket CEO. “These new enhancements streamline that process even more, allowing designers to fix problems on individual portions of their design without having to go through the entire design cycle each time. This approach has a dramatic impact on debugging efficiency for complex designs.”
New features streamline debug process
The new SoftPatch feature allows engineers to try a “soft” RTL fix to the FPGA without rerunning synthesis and place-and-route, eliminating hours of unproductive waiting time. Typically, when a bug is discovered, each correction requires a new synthesis and place-and-route cycle, and it can take days to resolve each bug. This is especially problematic in complex FPGA designs which commonly have large amounts of unfamiliar IP and hundreds of thousands of design elements. The SoftPatch feature provides an intuitive and efficient way to sequence through each bug and test fixes for them without re-building the FPGA. In this way the user can verify multiple fixes in a single day and then perform an overnight build that encompasses all the changes – saving weeks or months over the course of a project.
The new version of RocketVision also includes an enhanced AutoCompare features that helps identify bugs at the block or full-chip level. It allows designers to automatically compare the signals between the RTL and hardware representations of the complete FPGA design and highlights any differences that occur. This significantly simplifies the debugging process and helps quickly identify the location of each divergence.
Pricing and Availability
Both the latest versions of RocketDrive and RocketVision now support 64-bit versions of the industry’s most popular simulators from Mentor, Cadence and Synopsys. This enables the use of the RocketDrive with 64-bit simulation servers, which are increasingly necessary to handle the largest complexity FPGA designs.
RocketVision 5.0 is a RocketDrive option and is available immediately with a starting price of $9,500.
About GateRocket
GateRocket, Inc., located in Bedford, Mass., offers electronic engineers the first Device Native® verification and debug solution for advanced FPGA semiconductor devices. The company’s RocketVision® software debug tool and its RocketDrive hardware verification system enables users to verify and debug advanced FPGA designs faster and with higher quality for greatly improved time-to-market, and realize more reliable and predictable results. Learn more about GateRocket online at www.gaterocket.com and sign up for a free webinar.
|
Related News
- Revolutionary FPGA Real-Time Logic Debug Technology from Xilinx Slashes Verification Times by up to 50%
- Aldec shortens time of ASIC design prototype bring-up in FPGA with HES-DVM Proto mode
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Siemens enhances Nucleus ReadyStart for Arm platforms with enhanced debug, security and stability features
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |