Duolog Tools Auto-generate OVM Verification Environment
DUBLIN--February 23, 2010-- Duolog Technologies today announced that its award-winning Socrates chip integration platform can now auto-generate a complete OVM verification environment, using version 1.0 of the OVM register package recently released by Mentor Graphics. Auto-generating a complete OVM verification environment liberates verification teams from the tedious and error-prone task of building and debugging verification environments, allowing them to concentrate on verifying their designs.
“As a member of the Mentor Graphics Questa Vanguard Partnership (QVP) program, Duolog demonstrates the benefits of collaboration to advance verification productivity,” said Dennis Brophy, director of strategic business development, Mentor Graphics. “Duolog’s OVM auto-generation solution accelerates significant user adoption of the OVM 1.0 Register Package.”
The Socrates platform is an Eclipse-based suite of tools for assembling complex SoC, ASIC and FPGA designs. Socrates employs extensive DRC checks to verify design integrity and includes a fully-customizable suite of output generators to auto-create design, verification and software collateral. Auto-generation of design views from a central, verified source ensures that engineering teams remain synchronized at all times, and that costly bugs due to misalignment, miscommunication or misinterpretation are eradicated.
Duolog will be attending DVCon in San Jose, CA from February 22-25. Duolog’s CTO, David Murray, will be demonstrating how the Socrates OVM generators can propel their customers into the highly-productive world of OVM-based verification with minimal effort.
About Duolog Technologies
Duolog Technologies is an award-winning developer of EDA tools that enable the flawless and rapid integration of today’s increasingly-complex SoC, ASIC and FPGA designs. Duolog’s Socrates chip integration platform employs a modular and extensible suite of tools for I/O layer definition, IP packaging, connectivity and register management. http://www.duolog.com
About OVM Register Package
Open Verification Methodology is the first open, language-interoperable verification methodology in the industry. It provides a methodology and accompanying libraries that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. The OVM register package provides a simple, easy-to-use and easy-to-extend data model and API for modeling registers, address maps and memories. More information can be found at OVMWorld.org.
|
Related News
- AMIQ EDA Releases Major Customer-Focused Product Line Update
- Siemens advances intelligent custom IC verification platform with new, AI-powered Solido Design Environment
- MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors
- Codasip adopts Siemens' OneSpin tools for formal verification
- Sondrel develops Performance Verification Environment to fast-track ASIC creation
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |