55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
DOLPHIN Integration introduces EMBLEM-MATH: a library of mathematical equations to build complex behavioral models
Grenoble, France, March 1, 2010 -- In 2010, Dolphin Integration puts the emphasis on launching a range of libraries of engineering models (EM) to ease the design of logic, analog and mixed signal circuit and multi domain system models. The Electro Mechanical Behavioral Library of Engineering Models EMBLEM-MATH is the first one of the lineage and it is comprised of mathematical equations for functions which allow building complex behavioral models with a netlist approach for composing them at the ViC and the SoC level.
The first release of EMBLEM-MATH 1.0 enables calculations with real numbers such as sources, addition, log, floor, round, derivation, gain, etc.
With this release analog designers are able to create, by mere graphical means, their own library at high abstraction level based on mathematical functions, without the need to implement these functions in any specific HDL. These models can be used in any application or domain like analog, logic and mixed-signal electronic domains plus different physical domains like:
- thermal (especially in power devices),
- electro-mechanics (sensor and actuator systems),
- electro-magnetic (in steered drives for example in automotive applications…)
- electro-optic (CCD or MOS cameras, beamer)
- and electro-fluidic (medical applications).

In the above schematic, the stepper motor and the PWM models were build with the help of the mathematical functions in EMBLEM-Math. They are seen as hierarchical blocks in the design.
With SLASH bundling the schematic editor SLED and the mixed signal simulator SMASH, it is easy to drag and drop the symbols and to instantiate models composed out of EMBLEM MATH equations in SPICE, VHDL-AMS and Verilog-A circuits.
For more information on EMBLEM MATH, feel free to contact Nathalie Dufayard at solutions@dolphin.fr
You are invited to benefit from a preview of innovations by Dolphin Integration at DATE Exhibition from March 9 to 11, 2010 at the International Congress Centre in Dresden, Germany, booth #38.
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration introduces a new Panoply of Silicon IPs for reducing the 65 nm silicon area up to 10%
- Dolphin Integration introduces an ultra High Density Library decreasing the 130 nm logic area up to 30%
- Defacto enables ETRI to Automate IP Integration and Build Complex AI Chips
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |