English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
iSine Inc. Releases Extreme ECC(tm) for NAND Flash SOC's optimized for ASIC and Xilinx FPGA implementation
Boston, MA -- March 2, 2010 - iSine Inc. (www.isine.com) has announced the full release of its Extreme ECC technology that meets the needs of the most demanding error correction environments. Extreme ECC solutions are generated from parameterized mathematical algorithms to ensure correct operation. The Extreme ECC technology supports traditional SLC and MLC NAND Flash requirements, in addition to Standard ONFI 2.1 and Toggle Mode NAND Flash interface demands. According to Tom Holman, ECC architect, ”By generating the ECC circuits (and tests) from the mathematical formula we eliminate the errors commonly caused by writing such complex code by hand.”
iSine's unique parameterized method of generating BCH ECC RTL directly from the mathematical equations eliminates risk and months of design effort typically required in custom ECC solutions. You specify the parameters for your application and the iSine Extreme ECC compiler generates the RTL directly from that input.
Extreme ECC has been proven in applications from a 4-bit error correction over a 540-byte code word running at 270 MHz with highly optimized LUT count in Xilinx Virtex V technology to 24-bit correction over 1071-byte Code Word in ASIC and FPGA implementations. We apply rigorous validation and verification methodology to our designs. Months of continuous testing has been completed on our core mathematical algorithm.
iSines Extreme ECC technology is available as Verilog RTL. The RTL is custom compiled based on your parametric inputs for ASIC or FPGA designs. Fixed configurations as well as programmable solutions are available depending on your needs. Extreme ECC is a pipelined architecture with performance metrics optimized to your applications demands.
About iSine Inc.
iSine Inc. is an ASIC design services company addressing design needs from mixed signal IP blocks and front end design through back-end processing and production-silicon management for your custom SOC design needs. Other IP technologies include AES, Flash Controllers, DRAM controllers and our unique Accel(tm) dynamic power management technology. For additional information on our Extreme ECC technology and other products and services please see our web sit at www.isine.com . Contact Bob Gross at (631) 913-4400 x113, robert.gross@isine.com
|
||||||
Related News
- GiDEL Releases the Fastest, Scalable SoC/ASIC Verification System Built on Largest and Fastest FPGA's
- Amphion Semiconductor releases enhanced 'Malone' video decoder IP for SoC implementation
- Xilinx Delivers the Industry's First 4M Logic Cell Device, Offering >50M Equivalent ASIC Gates and 4X More Capacity than Competitive Alternatives
- Xilinx Showcases Industry's First FPGA-based 80Gbps Network Interface Card (NIC) and New Intel QPI Interface Implementation at IDF13
- Altera Releases FPGA Industry's First Virtual Target for Software Development on SoC FPGAs
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
|
E-mail This Article | 
|
|
Printer-Friendly Page |