iSine Inc. Releases Extreme ECC(tm) for NAND Flash SOC's optimized for ASIC and Xilinx FPGA implementation
Boston, MA -- March 2, 2010 - iSine Inc. (www.isine.com) has announced the full release of its Extreme ECC technology that meets the needs of the most demanding error correction environments. Extreme ECC solutions are generated from parameterized mathematical algorithms to ensure correct operation. The Extreme ECC technology supports traditional SLC and MLC NAND Flash requirements, in addition to Standard ONFI 2.1 and Toggle Mode NAND Flash interface demands. According to Tom Holman, ECC architect, ”By generating the ECC circuits (and tests) from the mathematical formula we eliminate the errors commonly caused by writing such complex code by hand.”
iSine's unique parameterized method of generating BCH ECC RTL directly from the mathematical equations eliminates risk and months of design effort typically required in custom ECC solutions. You specify the parameters for your application and the iSine Extreme ECC compiler generates the RTL directly from that input.
Extreme ECC has been proven in applications from a 4-bit error correction over a 540-byte code word running at 270 MHz with highly optimized LUT count in Xilinx Virtex V technology to 24-bit correction over 1071-byte Code Word in ASIC and FPGA implementations. We apply rigorous validation and verification methodology to our designs. Months of continuous testing has been completed on our core mathematical algorithm.
iSines Extreme ECC technology is available as Verilog RTL. The RTL is custom compiled based on your parametric inputs for ASIC or FPGA designs. Fixed configurations as well as programmable solutions are available depending on your needs. Extreme ECC is a pipelined architecture with performance metrics optimized to your applications demands.
About iSine Inc.
iSine Inc. is an ASIC design services company addressing design needs from mixed signal IP blocks and front end design through back-end processing and production-silicon management for your custom SOC design needs. Other IP technologies include AES, Flash Controllers, DRAM controllers and our unique Accel(tm) dynamic power management technology. For additional information on our Extreme ECC technology and other products and services please see our web sit at www.isine.com . Contact Bob Gross at (631) 913-4400 x113, robert.gross@isine.com
|
Related News
- GiDEL Releases the Fastest, Scalable SoC/ASIC Verification System Built on Largest and Fastest FPGA's
- Amphion Semiconductor releases enhanced 'Malone' video decoder IP for SoC implementation
- Xilinx Delivers the Industry's First 4M Logic Cell Device, Offering >50M Equivalent ASIC Gates and 4X More Capacity than Competitive Alternatives
- Xilinx Showcases Industry's First FPGA-based 80Gbps Network Interface Card (NIC) and New Intel QPI Interface Implementation at IDF13
- Altera Releases FPGA Industry's First Virtual Target for Software Development on SoC FPGAs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |