eASIC Announces Immediate Availability of Aeroflex Gaisler's Leon4 Processor
New LEON4 core delivers 50% Performance Increase
Santa Clara, CA – March 03, 2010 – eASIC Corporation, a supplier of NEW ASICs, today announced the immediate availability of Aeroflex Gaisler’s next generation LEON processor, the LEON4, as part of its eZ-IP Alliance Core Library. LEON4 is a high performance, 32-bit processor core based on the SPARC V8 architecture. The new LEON4 core complements the widely used LEON3 processor for high-performance embedded applications across a broad spectrum of demanding consumer and industrial applications.
The power and size optimized LEON4 is fully software compatible with previous LEON processors, yet with a performance increase of up to 50% at the same clock frequency. The LEON4 processor implements single-cycle load/store instructions, as well as static branch prediction. The register file and internal load/store data paths have been extended to 64-bits, while the data cache and bus interface can be either 64- or 128-bit wide. An optional Level-2 (L2) cache has also been added to the architecture, further improving performance on data intensive and multi-core applications. The LEON4 processor delivers up to 1.7 DMIPS per MHz or 0.35 SPECINT2000/MHz.
“We are pleased with the performance of this next generation processor on eASIC silicon,” said Jiri Gaisler, CTO and Founder of Aeroflex Gaisler. “The low cost-point and low up-front development cost of eASIC devices coupled with our LEON4 embedded processing sub-systems now enable an excellent price/performance entry point for custom embedded chip designs.”
“The LEON4 processor core provides our customers with a perfect alternative to traditional soft processor cores from FPGA vendors and prevents customers from being locked into proprietary FPGA vendor IP cores,” said Jasbinder Bhoot, Vice President, Worldwide Marketing at eASIC Corporation. “With Gaisler, customers are provided complete solutions that include CPU cores, peripherals, software tool chain, development boards and technical support.”
Availability
The LEON4 is a high-performance 32-bit SPARC V8 processor that provides computing capabilities to cost-sensitive embedded microcontroller applications. The processor is available as a soft core together with a rich IP library (GRLIB) for instantiations into both FPGAs for prototyping, and eASIC devices for volume production.
Learn more at www.easic.com/embedded
About eASIC
eASIC is a fabless semiconductor company offering breakthrough NEW ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer a new generation of ASICs with significantly lower up-front costs than traditional ASICs.
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information on eASIC please visit www.eASIC.com
|
Related News
- Aeroflex Gaisler Announces the Next Generation Leon Processor
- Cobham Gaisler successfully verifies its first RISC-V processor, NOEL-V, using Aldec's Riviera-PRO for HDL Simulation
- Alphawave IP Announces Immediate Availability of Advanced PCIe Gen1-5 PHY on TSMC's 7nm process
- Cobham Gaisler's HiRel GR712RC processor was launched on February 21, 2019 onboard the SpaceIL mission to the Moon
- eASIC and Tamba Networks Announce Immediate Availability of 100 Gigabit Ethernet Solution for Data Center, Core and Access Network Switching Applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |