Altera: Industry faces 'platform collision'
By Mark LaPedus
pldesignline.com (March 02, 2010)
SAN JOSE, Calif. -- During a presentation at the Semico Outlook Conference here, an executive for programmable logic vendor Altera Inc. outlined the current and future challenges for the semiconductor industry.
Bradley Howe, vice president of IC engineering at Altera, said soaring R&D, IC design and process-technology costs are only some of the challenges. Perhaps the new and growing issue is less obvious: IC integration. Chip integration has reduced the cost in systems, but it is also creating a new and competitive environment. "We are seeing a platform collision," Howe said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Altera Hot IP
Related News
- SandBox Semiconductor Adds Hybrid Metrology Capabilities to Industry's Leading Physics-based, AI-enabled Process Optimization Platform, Creating the First Software Solution to Holistically Address Process Development Challenges
- Avery Design Partners with Marquee Semiconductor to Provide Sales, Support in India, and Deepens its Relationship to Prime Marquee's SoC Solution Platform
- Hua Hong Semiconductor's 90nm eFlash Process Platform Successfully Achieved Mass Production
- Silicon Storage Technology Announces Availability of its Smartbit OTP NVM Technology on Altis Semiconductor's 130 nm and 180 nm RF CMOS Platform
- Synopsys' Galaxy Design Platform Delivers Over 30% Leakage Power Reduction for Fujitsu Semiconductor's ARM-Powered Multi-Core
Breaking News
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- BrainChip Gives the Edge to Search and Rescue Operations
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains