Altera's Stratix IV FPGAs Pass Interlaken Interoperability Test
Devices Support Chip-to-Chip Interlaken Interface up to 10-Gbps Line Rates
San Jose, Calif., March 8, 2010 — Altera Corporation (NASDAQ: ALTR), today announced its Stratix® IV FPGAs passed the Interlaken Alliance's device interoperability testing. Altera certified its high-performance FPGAs interface with third-party components using the Interlaken protocol. Stratix IV GT FPGAs passed interoperability testing at 6.25-Gbps line rates and are the industry's only Interlaken solution capable of supporting line rates of 10 Gbps. Device interoperability testing validates Stratix IV FPGAs for chip-to-chip Interlaken interface and ensures they can be quickly deployed as a turnkey solution for next-generation wireless and wireline infrastructure applications.
Altera passed interoperability testing using a Stratix IV GT FPGA development board along with Altera's internally developed Interlaken intellectual property (IP) core. The IP core is fully compliant to the Interlaken Protocol Definition revision 1.2 and provides a cost-effective, risk-free solution that can be quickly implemented in the FPGA.
“The Interlaken protocol is a popular solution for equipment manufactures due to its ability to enable high-speed chip-to-chip packet transfers and Altera is committed to providing our customers a comprehensive Interlaken solution through our leading-edge FPGAs,” said Luanne Schirrmeister, senior director of component product marketing at Altera Corporation. “By offering an Interlaken solution that supports data rates up to 10-Gbps, Altera is driving the industry's move toward 100G systems.”
Passing the Interlaken Interoperability Test
The Interlaken Alliance's device interoperability test included five chip vendors testing the connectivity between their components using the Interlaken protocol. Altera successfully demonstrated interoperation with all the participating ASSP vendors' solutions, including Cortina's CS1999 and CS3477 device families and PMC-Sierra's HyPHY 20G platform.
“As demand for voice, video, and data increases, service providers are looking for ways to upgrade their existing infrastructure,” said Fred Olsson, product line director at Cortina Systems. “Proven interoperability between the Altera Interlaken IP core on Stratix IV hardware and Cortina's CS1999 40Gb/s framer as well as CS3477 aggregator ICs enables not only a seamless connection for high throughput packet processing but also further demonstrates Interlaken's ability to eliminate bandwidth restrictions and increase performance for communications applications that require the highest possible performance.”
Availability
Altera® Stratix IV FPGAs are available today in production. For pricing information contact your local Altera sales representative. Altera's internally developed Interlaken IP core is available by contacting Altera. For additional information regarding Altera's Interlaken solutions visit: www.altera.com/technology/high_speed/protocols/interlaken/pro-interlaken.html
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's Stratix IV GT FPGA Successfully Passes Ethernet Alliance's HSE Interoperability Test Targeting 100-Gigabit Ethernet Systems
- Altera's Stratix IV FPGAs Deliver Unprecedented Acceleration for World’s Most Powerful Reconfigurable Supercomputer
- Altera's Stratix IV GT FPGAs Interoperate Directly with 40G QSFP Optical Modules
- Altera's Stratix IV FPGAs to Power XDI's dbX Analytics Appliance
- Altera's Stratix IV GX FPGAs Move to Volume Production
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |