MIPS Technologies and DMP Collaborate on Android(TM) Development for MIPS(R) Architecture
DMP Brings New 2D/3D Hardware Graphics Acceleration Technology to MIPS-Based(TM) Devices Running Android(TM)
TOKYO and SUNNYVALE, Calif., March 17, 2010 -- MIPS Technologies, Inc. (Nasdaq:MIPS), a leading provider of industry-standard processor architectures and cores for home entertainment, communications, networking and portable multimedia markets, and Digital Media Professionals Inc. (DMP), a leading provider of 3D/2D graphics cores for digital consumer, automotive, industrial, and entertainment applications, today announced that DMP has become a member of the MIPS Alliance Program for its Android™ on MIPS initiative. The alliance will ultimately enable SoC developers to create MIPS-Based™ SoCs with DMP PICA/SMAPH series graphics IP cores.
DMP's OpenGLES1.1/2.0 and OpenVG1.1 graphics IP cores including its PICA/SMAPH series cores are developed for high performance and low power embedded applications, fulfilling the increasing need for visually-rich user interfaces in products running Android. MIPS Technologies and DMP are initially working together to develop a reference platform based on a MIPS32® Malta™ development board and a DMP PICA200 3D graphics IP-based GPU (NV7). The companies plan to display the jointly-developed platform at the Embedded Systems Conference in Tokyo, May 12 – 14, 2010.
"We are learning from customers that the Android platform is gaining increasing popularity in the embedded space. At the same time, Android has raised the bar for graphics requirements in terms of performance, interactivity and resolution. DMP's embedded graphics cores, with proven performance and built-in low power design, combined with the widely adopted MIPS architecture, will enable customers to develop world-class products leveraging Android for a broad range of consumer applications," said Tatsuo Yamamoto, president and CEO, DMP.
"MIPS Technologies welcomes DMP to the thriving ecosystem of companies providing cutting edge technologies for Android on MIPS development," said Art Swift, vice president of marketing, MIPS Technologies. "This alliance provides a rich and sophisticated graphical user interface technology for developers of MIPS-Based products. The market for Android-based mobile devices is really taking off, and through alliances with leading companies like DMP, we are paving the way for the next generation of mobile and digital home products that will deliver an even richer user experience."
About Android on MIPS
Leveraging its leadership position in the digital home, MIPS Technologies is spearheading efforts to make Android a reality for a wide range of consumer electronic devices. With Android and the dynamic open source development community around it, developers can easily and quickly create new applications, and OEMs can leverage a fast-growing set of applications for their devices. The extensive MIPS ecosystem around Android enables OEMs to quickly optimize Android for their specific platforms and debug their solutions across the entire software stack. For more information about the Android platform and MIPS, or to access the full source code for MIPS Technologies' port of Android to the MIPS32® architecture, including a reference binary and documentation, please visit www.mips.com/android or email android@mips.com.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. (Nasdaq:MIPS) is a leading provider of industry-standard processor architectures and cores that power some of the world's most popular products for the home entertainment, communications, networking and portable multimedia markets. These include broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Sunnyvale, California, with offices worldwide. For more information, contact (408) 530-5000 or visit www.mips.com.
About DMP
Digital Media Professionals Inc. (DMP) is a world-class leader bringing 2D and 3D graphics solutions to market from Japan since its founding in 2002, and is currently developing graphics IP cores based on DMP's cutting edge 3D graphics technology, DMP Maestro Technology.
|
Related News
- MIPS Technologies and Ingenic Semiconductor Collaborate to Bring Android 'Honeycomb' to New 1GHz MIPS-Based™ Mobile SoC
- MIPS Technologies Unveils New SOC-it(R) Platform Strategy for MIPS-Based(TM) SoCs
- TimeSys(TM) Enhances Toolchains for MIPS-Based(TM) Processors, Announces Complete Embedded Linux(R) Solutions for MIPS32(TM) and MIPS64(TM) Malta(TM) Development Boards
- Imagination and Mentor Graphics collaborate to speed verification of MIPS-based designs with Veloce and Codelink
- YoYo Games and MIPS Release Free Android Game Development Platform Exclusively for MIPS-Based Devices
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |