Updated: Sequans' WiMax chip drives Sprint Nextel's first 4G phone
Junko Yoshida, EETimes
(03/18/2010 10:55 AM EDT)
NEW YORK — It turns out that it's Sequans Communications, not Beceem, whose WiMax chip was designed into Sprint Nextel's first WiMax (4G) phone, scheduled to be unveiled next week during the CTIA wireless show.
By extension, it isn't MIPS Technologies, but CEVA, that received a big boost, since Sequans is using CEVA's DSP core in its WiMax/LTE baseband silicon.
Sequans' communication director Kimberly Tassin contacted EE Times to reveal that her company's baseband silicon is driving Sprint Nextel's first 4G phone.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Sequans Selects CEVA DSP Core for LTE / WiMAX Chipsets
- CEVA Introduces the World's Most Advanced Communication DSP, Providing Cutting-Edge Performance for Multi-Gigabit Class Connectivity
- Sequans Communications Selects S3 Group's Power Management Solution for WiMAX / LTE System on Chip
- Sequans Communications Uses VeriSilicon's ZSP Core for WiMAX/LTE Products
- CEVA DSP Powers Samsung's First Generation LTE Modem
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset