ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
IP Cores, Inc. Ships an AES Encryption Core Supporting the EAX' Encryption Mode of ANSI C12.22
IP Cores, Inc. . Announces Shipment of an AES Encryption IP Core that Supports EAX’ Block Cipher Encryption Mode for ANSI C12.22.
Palo Alto, California, March 23rd, 2010 --IP Cores, Inc. has shipped an AES encryption IP core supporting the new EAX’ encryption mode.
"Our new GCE1 family of cores supports EAX’, GCM, CCM, and CCM* encryption modes of the AES (Rijndael) cipher," said Dmitri Varsanofiev, CTO of IP Cores. "These are the modes that the designers of chips for wireless or wired remote sensing are typically using. In particular, the well-known EAX mode in its new and simplified EAX’ version has been chosen as a method of encryption and authentication by the authors of the ANSI C12.22 standard for transport of meter-based data over a network. Semiconductor manufacturers working on sensor designs can future-proof their work by using our GCE1 core that supports all the encryption modes used in the standards for remote sensing, both current and upcoming".
EAX and EAX’
EAX mode of operation for cryptographic block ciphers implements authenticated encryption with Associated Data (AEAD) algorithm to simultaneously provide both authentication and privacy for the communication link (so called authenticated encryption) via a two-pass operation, with one pass delivering privacy and one authenticity for each message.
The EAX mode is similar in properties to the extensively used CCM mode, but has some important advantages. EAX is "on-line", i.e., it that can process a stream of data without knowing the total data length in advance and the algorithm can pre-calculate static associated data (AD), which useful for encryption/decryption of communication session parameters (where session parameters may represent the Associated Data).
A simplified version of the EAX mode, so called EAX' , was used by the authors of the the ANSI C12.22 standard for transport of meter-based data over a network.
GCE1 Family of Cores
GCE1 cores implement Rijndael encoding and decoding in compliance with the NIST Advanced Encryption Standard (AES) and encryption/authentication modes GCM, CCM, CCM*, and EAX’. These cores process 128-bit blocks using 128-bit keys and have microprocessor-friendly register interface.
GCE1 datasheet is available on the IP Cores, Inc. Web site at http://ipcores.com/gcm_ccm_eax_ip_core.htm
For more information about IP Cores’ product line, please visit www.ipcores.com .
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security and DSP IP cores. Founded in 2004, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), secure SHA and MD5 hashes, lossless data compression cores, low-latency fixed and floating-point FFT and IFFT cores, as well as Reed-Solomon, BCH and Viterbi decoder cores.
|
IP Cores, Inc. Hot IP
Related News
- SMIC and ASTRI Collaborate on the Development of the World's First Dual Mode UWB MAC ASIC Supporting Both WiMedia Compliant WLP and China IGRS Networking Applications
- Altera Ships Industry's First FPGA-based Audio/Video Development Kit Supporting Triple Rate SDI
- Xilinx Ships Industry's First 133MHz PCI-X 2.0 Core Mode 1
- Xiphera expands its Advanced Encryption Standard portfolio
- Synopsys Delivers Industry's First Integrity and Data Encryption Security IP Modules for PCI Express 5.0 and Compute Express Link 2.0 Specifications
Breaking News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- MIPI Alliance Announces Board Leadership Appointments
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |