Intilop corporation (formerly intelop) releases a series of new TOE IP solutions that offer the fastest with lowest latency, highest TCP/IP performance and smallest size
Intilop has been a pioneer in developing customizable series of Full-Offload TOE that offer tremendous performance improvement and flexibility.
Santa Clara, California – March 24, 2010. Intilop Corporation, a leading high-end advanced IP developer, customization & electronic engineering design services provider, today announced a host of solutions for their TCP offload engine SoC IP.
The ubiquitous nature of TCP/IP and its need for utilizing the available bandwidth to its maximum is greater than ever, said Kelly Masood. CTO of intilop.
Implementation and performance requirements for networking equipment e.g. edge router, enterprise switch, enterprise server, remote data storage/server and miscellaneous security appliances are different and one type of TOE solution can not fit them all. Fully customizable architecture of intilop's TOE allows network specific or equipment specific implementation for optimized networking performance.
This is the first TOE available that is customizable for so many different types of requirements.
The benefits are numerous e.g. increasing the raw throughput or response time of an email or web server, reducing the number of ports in a switch.
It is the only TOE engine that also allows customers to customize TCP/IP related differentiated features and integrates so many other functions in hardware. All of TCP-connection related tasks, TCP-Payload transfer tasks, TCP-disconnection, TCP-session management overhead which traditionally is performed by TCP/IP software is accomplished by the hardware engines in TOE resulting in an order magnitude performance improvement. It is a new paradigm and new level of integration in networking hardware acceleration.
It can also be customized to meet other requirements e.g. misc. protocol processing and monitoring at multi-Giga-bit line rate, number of simultaneous connections, TCP/IP performance tuning etc. based upon type of network/traffic and application usage, scalable packet FIFO size, scalable size of Session Management table, Session Parameters, scalable size of direct store Packet memories, integrated DDRn/SSRAM controllers (optional), choice of PHY interface - GMII or Serial and more.
“We utilized our expertise in designing highly successful and advanced technology Multi-Giga bit Networking equipment, Enterprise-class IDS/IPS, Network Security appliances employing SOCs also designed by intilop in defining the architecture of this TOE engine,” said K Masood. “We are excited about this new crown jewel and the ability to develop value-added leading edge network acceleration IPs and total solutions for our customers.” said Kevin Moore of Intilop.
Intilop Corporation is a custom IP developer, SoC/ASIC/FPGA integrator and engineering services provider for Networking, Network Security, Network/storage and Embedded Systems. They offer silicon proven semiconductor IP and services with comprehensive hardware and software experience. http://www.intilop.com
|
Related News
- Intilop corporation announces a record breaking lowest latency & highest bandwidth 10G bit TCP offload engine
- Intilop's TCP/IP Offload engine provides lowest latency and fastest TCP/IP throughput
- Intilop (formerly intelop) releases new fully integrated FPGA-SOC-Platform with TOE, PCI Express and system peripherals that raise the bar in TOE system integration
- Intilop (formerly Intelop) corporation's TCP Offload engine IP solution delivers amazing TCP/IP throughput as reported by customers in system level performance testing
- Intilop releases Network Security TOE Module for Altera and Xilinx FPGAs for their 10G & 40G Full TCP & UDP Offload Engines
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |