Konica Minolta Adopts EVE's ZeBu Emulation Platform to Dramatically Accelerate Validation of Image Processing LSI Designs
ZeBu Selected For Superior Performance, Ease of Adoption
SAN JOSE, Calif.--March 31, 2010--EVE, the leader in hardware/software co-verification, today announced Konica Minolta Technology Center, Inc., of Tokyo, Japan, has selected its ZeBu (for Zero Bugs) hardware-assisted verification platform for the design of its high-speed, high-performance large-scale integrated circuits (LSIs) used in image processing.
ZeBu was chosen after an evaluation of cost-effective, commercially available emulation platforms that could accelerate simulation of Konica Minolta’s iImage Processing LSI designs.
“We have been delighted to discover that ZeBu cut four days of RTL simulation to one and half hours in co-emulation driven by the very same Verilog test benches, practically accelerating simulation by 80 times,” says Takashi Kawabe, engineer of Architecture R&D Division, System Solution Technology R&D Laboratories at Konica Minolta Technology Center, Inc. “In a couple of months, ZeBu found several hard-to-find bugs that simulation would not have been able to pinpoint in any practical amount of time. We also valued EVE team’s effective and knowledgeable support that permitted us to keep on schedule.”
“We are delighted to be chosen by Konica Minolta and are appreciative of its diligence in conducting the evaluation,” remarks Dr. Luc Burgun, EVE’s chief executive officer and president. “We are confident that, by virtue of its fast execution, ZeBu will significantly accelerate the debugging of Konica Minolta’s designs and ultimately speed time to market of its new designs.”
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation, with installations at nine of the top 10 semiconductor companies. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products work in conjunction with popular Verilog, SystemVerilog and VHDL-based software simulators from Cadence Design Systems, Mentor Graphics and Synopsys. EVE is a member of Power.org and ARM, CoWare, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs. Its United States headquarters are in San Jose, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: www.eve-team.com.
|
Related News
- EVE's ZeBu Hardware-Assisted Verification Platform Used by Konica Minolta to Implement SystemVerilog Assertions
- Fujitsu Microelectronics Solutions Adopts EVE's ZeBu Emulation Platform to Develop Embedded Software Before Tapeout
- Accelerate Smart Embedded Vision Designs with Microchip's Expanding Low-Power FPGA Video and Image Processing Solutions
- Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
- Synopsys ZeBu Server Emulation System Selected by Konica Minolta
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam
- intoPIX and Nextera-Adeas Announce Latest IPMX Demo Design with JPEG XS on Compact FPGAs at ISE 2025
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies
E-mail This Article | Printer-Friendly Page |