Imperas and Open Virtual Platforms (OVP) Initiative Release Full Support for MIPS Technologies' MIPS32 M14K Processors
Fast Models Developed Under MIPS-Verified™ Program
THAME, United Kingdom, March 31, 2010 – Imperas today released models of the new MIPS32® M14K™ and M14Kc™ processor cores from MIPS Technologies, Inc., including example virtual platforms utilizing these cores and support for the cores in Imperas’ advanced software development tools. The M14K family of processors is the first to support the new microMIPS code compression instruction set architecture (ISA) from MIPS Technologies, which is fully supported in the Imperas models. MIPS Technologies has verified the functionality of these models under the MIPS-Verified™ program.
The processor core models and example platforms are available from the Open Virtual Platforms website, www.OVPworld.org/MIPS/M14K. The models of the MIPS® processor cores, as well as models of the other MIPS processors, work with the Imperas and OVP simulators, and have shown exceptionally fast performance of hundreds of millions of instructions per second.
“The M14K cores and the microMIPS ISA represent groundbreaking technology for microcontrollers and other low footprint embedded applications, where performance requirements together with cost and silicon size limitations are driving our customers,” said Sandeep Vij, president and CEO, MIPS Technologies. “Having MIPS-Verified support from Imperas andOVP, the leading independent supplier of fast models of processor cores, enables our customers to get started immediately with designs leveraging M14K cores.”
All OVP processor models are instruction accurate, and very fast, focused on enabling embedded software developers, especially those building hardware-dependent software such as firmware and bare metal applications, to have a development environment available early to accelerate the software development cycle. Virtual platforms utilizing these OVP processor models can be created with the OVP peripheral and platform models, or the processor models can be integrated into SystemC/TLM-2.0 based virtual platforms using the TLM-2.0 interface available with all OVP processor models. The OVP simulator also has an Eclipse IDE integration, enabling easy use for software developers. In addition to working with the OVP simulator, these models work with the Imperas advanced tools for multicore software verification, analysis and debug, including key tools for software development on virtual platforms such as OS and CPU-aware tracing, profiling and code analysis.
"Complex systems and performance and quality requirements demand that developers have state of the art software development tools,” said Simon Davidmann, president and CEO, Imperas and founding director of the OVP initiative. “OVP was founded to enable users to have fast simulation and other tools for software development, thus accelerating the development cycle.”
OVP offers MIPS developers access to the M14K models, as well as access to models of other MIPS processors, including the MIPS32 4K®, 24K®, 34K®, 74K® and 1004K™ families of cores. OVP also has reference virtual platforms incorporating the MIPS cores, including bare metal platforms and a virtual platform of the MIPS Malta™ development board. This Malta virtual platform enables users to boot Linux in under 5 seconds on a 2GHz laptop using OVPsim. These reference platforms are all available as source code, and are easily modified to add orchange the memory and peripheral components to customize the platform as required for software development.
About Imperas (www.Imperas.com)
For more information about Imperas, please go to the Imperas website.
About the Open Virtual Platforms Initiative (www.OVPworld.org)
For more information about OVP, please go to the About OVP page on the OVP website.
|
Related News
- Imperas and Open Virtual Platforms (OVP) Initiative Announce Full Support for MIPS Technologies' MIPS32 1074K Coherent Processing System
- Imperas Releases Fast Models of PowerPC Processors Through Open Virtual Platforms (OVP) Initiative
- Open Virtual Platforms (OVP) Initiative Releases High Performance Models of Advanced MIPS Technologies Processors
- Fast Processor Models of MIPS Technologies New Aptiv Generation Cores Released by Imperas and Open Virtual Platforms
- Open Virtual Platforms (OVP) Releases Vendor-Verified High Performance Models of Virage Logic's ARC Processors
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |