MoSys Exhibits at TSMC Tech Symposium
Apr 09, 2010 -- MoSys, Inc.:
Who:
MoSys (NASDAQ: MOSY), a leading provider of differentiated, high-density memory and high-speed interface (I/O) intellectual property (IP), will be exhibiting at TSMC's 2010 Technology Symposium.
What:
The TSMC 16th Annual Technology Symposium brings together the best and brightest in the global semiconductor industry to "Collaborate to Innovate."
Where/When:
San Jose, CA - Tuesday, April 13 (8 a.m. - 5 p.m.)
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95110
Austin, TX - Friday, April 16 (8 a.m. - 5 p.m.)
Four Seasons Hotel
98 San Jacinto Blvd
Austin, TX 78701
Boston, MA - Tuesday, April 20 (8 a.m. - 5 p.m.)
Westin-Waltham Hotel
70 Third Avenue
Waltham, MA 02451
More information is available on MoSys' website at http://www.mosys.com/eventCalendar.php
About MoSys, Inc.
Founded in 1991, MoSys(R) (NASDAQ: MOSY), develops, markets and licenses differentiated embedded memory and high speed parallel and serial interface IP for advanced SoC designs. MoSys' patented 1T-SRAM(R) and 1T-Flash(R) memory technologies offer a combination of high density, low power consumption, high speed and low cost advantages that are unmatched by other available memory technologies for a variety of networking, computing, storage and consumer/graphics applications. MoSys' silicon-proven interface IP portfolio includes DDR3 PHYs, as well as SerDes IP that support data rates from 1 Gigabit per second (Gbps) to 11 Gbps, across a wide range of standards, including PCI Express, XAUI, SATA and 10G KR. MoSys IP has been production-proven in more than 225 million devices.
MoSys is headquartered in Sunnyvale, California. More information is available on MoSys' website at www.mosys.com.
|
Related News
- EDA toolset parade at TSMC's U.S. design symposium
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Credo at TSMC 2024 North America Technology Symposium
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |