Virage Logics's new IP venture: It's the subsystems, stupid!
Junko Yoshida, EE Times
(04/13/2010 6:51 PM EDT)
NEW YORK — Semiconductor IP vendor Virage Logic, whose quarterly revenue is less than one-fifth that of processor IP giant ARM, may be "off the radar" among investors and media. But its ideas and ambitions are as big as anybody's, according to the company's CEO Alex Shubat who talked to EE Times this week.
For starters, Virage Logic no longer sees itself as just a provider of a collection of semiconductor IP cores. Instead, it's betting on a future of becoming a supplier of "subsystems" that can be quickly, painlessly and deeply embedded in SoCs for its licensees.
Further, the company is said to be prepared to offer just about everything chip vendors need to succeed in their SoC business.
That includes: a close partnership with foundries on the next-generation process node; investment in tools for design for yield and design for test; a design team to integrate IP cores and build SoCs; and a dedicated team to maintain and refresh IPs; and disperse those IPs across different subsystems.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Why have all broadcast powerhouses embraced intoPIX JPEG XS? Unraveling the secret behind industry leaders' unanimous adoption!
- Do more with less energy! What's behind Dolphin Design's Energy Efficient Platforms?
- Faraday's SoCreative!V Platform Accelerates SoC Development in Edge Applications
- Google and eSilicon at DAC 2019: Doing EDA in the Cloud? Yes, It's Possible!
- Impressive World-Wide Syndicate Invests $65 Million In AI Platform Venture ThinCI's Oversubscribed Series C Funding Round
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results