GN ReSound Develops Wireless Protocol Stack for Next-Generation Hearing Instruments, using Target's Optimizing C Compiler Technology
San Diego, April 16, 2010 – Target Compiler Technologies, the leader in application-specific processor (ASIP) design tools, today announced that the wireless protocol stack of Range, GN ReSound’s new hearing instrument platform, was entirely developed using Target’s optimizing C compiler technology.
GN ReSound’s Range platform was separately announced by the hearing instrument leader at the AudiologyNow! Conference yesterday, and marks a leap forward in hearing innovation, with vastly improved connectivity with the surrounding world. The new platform incorporates GN ReSound’s next-generation ultra-low power digital signal processor called Coyote 4.
GN ReSound has been using Target’s IP Designer tool-suite to model a number of generations of its Coyote DSP architecture family. For each DSP, the IP Designer tool-suite automatically generated a software development kit (SDK), including an optimizing C compiler, instruction-set simulator and on-chip debugger. GN ReSound’s latest DSP, the Coyote 4, has been significantly extended with new audio functions and wireless communication capabilities. A key element is a wireless protocol stack that was developed entirely in C code and compiled onto the Coyote 4 DSP.
Brian Dam Pedersen, Chief System Architect of GN ReSound commented: “Innovation and time to market are crucial for GN Resound. Using Target’s IP Designer tool-suite with its excellent C compiler technology, we have been able to develop our wireless protocol stack, map it onto our new DSP, and verify its operation, in record time. Moreover, Target’s C compiler is highly efficient both in cycle performance and code size, even on our specialized DSP architecture. This efficiency is key for our ultra-low power platform.”
Gert Goossens, Target’s CEO, said: “We are delighted with the opportunity to contribute to GN ReSound’s accelerated development of a new groundbreaking hearing instrument platform. Hearing instruments evolve into sophisticated devices combining more advanced audio, wireless communication and embedded software, all with ultra-low power operation. This has led to a wider adoption of ASIPs and of our ASIP design tools by the hearing industry.”
IP Designer is a retargetable tool-suite for the design and programming of ASIPs. The designer can easily describe ASIP architectures with performance and energy characteristics that are superior to general-purpose processors or close to hardwired data-paths. Using the nML processor description language and the retargetable SDK (including highly optimizing C compiler, cycle- or instruction-accurate simulator, and graphical debugger/profiler), one can explore and fine-tune the processor architecture and then generate a low-power register-transfer level (RTL) hardware implementation of the ASIP, accompanied by a comprehensive verification suite.
Under the brand name IP Programmer, Target also offers comprehensive SDKs intended for third-party users of ASIPs that were designed with IP Designer. Simulation models for virtual prototypes are also made available as part of this package.
About Target Compiler Technologies
Target Compiler Technologies is the leading provider of retargetable software tools to automate the design, programming and verification of application-specific processor cores (ASIPs). Target's IP Designer tool suite has been applied by customers worldwide for diverse application domains, including DECT, GSM, WCDMA, HSDPA and LTE handsets, VoIP, audio coding, car infotainment, ADSL and VDSL modems, wireless LAN, hearing instruments, mobile image processing, video processing, and automotive control applications. Target is a spin-off of IMEC, is headquartered in Leuven, Belgium, with North American operations in Boulder, Colorado. For more information about Target Compiler Technologies, visit www.retarget.com.
About AudiologyNOW! and the American Academy of Audiology
AudiologyNOW! is the annual conference of the American Academy of Audiology. This year’s edition is held from April 14 to 17, 2010, at the San Diego Convention Center. The American Academy of Audiology is the world’s largest professional organization of audiologists, with an active membership of more than 11,000. More information can be found at www.audiology.org.
|
Related News
- Cochlear Adopts Target's Optimizing C Compiler Technology for its Ultra-Low Power Hearing Implant DSP
- Samsung Adopts Synopsys' Machine Learning-Driven IC Compiler II for its Next-Generation 5nm Mobile SoC Design
- Synopsys and Arm Extend Collaboration to Fusion Compiler to Accelerate Implementation of Arm's Next-Generation Client and Infrastructure Cores
- Synopsys and Arm Extend Collaboration to Fusion Compiler to Accelerate Implementation of Arm's Next-Generation Client and Infrastructure Cores
- Synopsys' Fusion Compiler Enables Renesas to Accelerate Delivery of Next-Generation Automotive Designs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |