Evatronix to present on IP Verification during the ChipEx 2010 Conference in Israel on May 4th
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
Find out how software based IP verification accelerates the SoC design and firmware development.
Bielsko-Biala/Poland, April 26th, 2010 - The silicon intellectual property (IP) provider, Evatronix SA, today announced it will host a technical presentation during the ChipEx 2010 Conference held in Israel on May 4th. ChipEx Conference is the leading international event of the Israeli semiconductor industry, with multiple plenary sessions and eight technology tracks. The conference includes a GSA Executive Forum event, dedicated to celebration of the 30th anniversary of the EDA industry.
In the lecture Ireneusz Sobanski, Senior Verification Engineer at Evatronix, will discuss the importance of software based IP verification and the influence it has on speeding up the development of System-on-Chip hardware and firmware. The presentation concentrates on elaborating the methodology where functional verification environment could be used as the starting point for the embedded software development and an accelerator to the overall design process.
“Simultaneous creation of a SystemC TLM model alongside the RTL source code not only reduces the verification time, but also gives the SoC team a unique opportunity to develop hardware and software together,” said Michal Jedrak, Technical Marketing Manager at Evatronix. “Also, basing the functional tests on software routines allows the creation of a full Hardware Abstraction Layer (HAL) already during the verification phase. Therefore the firmware functions can be based on actual HAL functions, thus reducing the firmware development time and increasing the software reliability.”
The ChipEx 2010 Conference will be a great opportunity for SoC designers to learn not only about the IP verification issues, but also find out more about the Superspeed USB 3.0 controller IP, the fastest 8051 microcontroller, ONFi 2.2 compatible NAND Flash memory controllers and SDIO 3.0 / eMMC 4.4 host controllers, all available from Evatronix.
Further info on the ChipEx 2010 Conference is available at http://www.chipex.co.il/eng/htmls/home.aspx.
ABOUT EVATRONIX
Evatronix SA, founded in 1991, develops electronic virtual components (IP cores) along with complementary software and supporting development environments. The company also provides electronic design services. Product lines cover a multitude of solutions from interface controllers and microprocessors to integrated System-on-Chip development platforms.
Evatronix is a renowned provider of 8051 microcontrollers, SuperSpeed USB 3.0 and USB 2.0 controllers and memory controllers – ONFi 2.2 compatible NAND Flash and SD 3.0/SDIO 2.0 and eMMC 4.4 compatible SDIO Host controller, among others.
Evatronix IP cores are available directly or through the sales network of its strategic distribution partner, CAST, Inc.
Evatronix is headquartered in Bielsko-Biala, Poland, and employs over 75 engineers.
For more information about the company please visit the company’s web site at www.evatronix-ip.com or contact Jacek Duda at +48 32 231 11 71 ext. 22 or jacek.duda(at)evatronix-ip.com
|
Related News
- Veriest Solutions to Present Two Verification Papers at DVCon US Conference
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
- Evatronix to present its IP products at both GSA Suppliers Expo and ARM Developers Conference.
- Truechip: Exhibiting and Showcasing Latest Verification IPs and NOC IPs at Design Automation Conference (DAC) 2023
- FortifyIQ Sets the Stage at the Design Automation Conference for Revolutionizing Chip Design with Pre-silicon Security Verification
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |