Intilop (formerly intelop) delivers a highly integrated TOE_FPGA-SOC-Platform to a major financial institution
Platform integrates intilop’s TOE, PCI Express and system peripherals that raise the bar in TOE system integration. Intilop’s TOE offers lowest latency, highest TCP/IP performance and smallest size for FPGA and ASIC designs.
Santa Clara, California – April 26, 2010. Intilop Corporation, a leading high-end advanced IP developer, customization & electronic engineering design services provider, today announced delivery of a Xilinx V5 FPGA based development platform to a major financial services provider (name withheld due to NDA) that offers a total system solutions for their TCP offload engine SoC IP. The FPGA embedded development platform integrates TOE server and Client with full offload in hardware, PPC-40X CPU + PLB + Peripherals, PCIe x 4 endpoint interface along with its DMA engines. It is the only TOE that is customizable to this degree which can provide customers to offer differentiated levels of TCP/IP performance.
This platform allows TOE features that can be incorporated for different type of Network traffic. It has been network tested to provide near line rate TCP performance which is 4-8 times greater than TCP/IP software based solutions. “We are absolutely thrilled about it”, said K Masood, CTO of intelop.
“The ubiquitous nature of TCP/IP and its need for utilizing the available bandwidth to its maximum is greater than ever”, said K Masood. Customers can immediately start using this platform for their application software development, saving months of integration/testing time.
The benefits are numerous e.g. increasing the raw throughput or response time of an email or web server, reducing the number of ports in a switch, utilizing maximum available bandwidth of the existing network equipment, closing security holes etc.
All of TCP-connection related tasks, TCP-Payload transfer tasks, TCP-disconnection, TCP-session management overhead which traditionally is performed by TCP/IP software is accomplished by the hardware engines in TOE resulting in an order magnitude performance improvement. It is a new paradigm and new level of integration in networking hardware acceleration.
It can also be customized to meet other requirements e.g. misc. protocol processing and monitoring at multi-Giga-bit line rate, number of simultaneous connections, TCP/IP performance tuning etc. based upon type of network/traffic and application usage, scalable packet FIFO size, scalable size of Session Management table, Session Parameters, scalable size of direct store Packet memories, integrated DDRn/SSRAM controllers (optional), choice of PHY interface - GMII or Serial and more.
“We utilized our expertise in designing highly successful and advanced technology Multi-Giga bit Networking equipment, Enterprise-class IDS/IPS, Network Security appliances employing SOCs also designed by intilop in defining the architecture of this TOE engine,” said K Masood. “We are excited about adding more new crown jewels and the ability to develop value-added leading edge network acceleration IPs and total solutions for our customers.” said Kevin Moore of Intilop.
Intilop Corporation is a custom IP developer, SoC/ASIC/FPGA integrator and engineering services provider for Networking, Network Security, Network/storage and Embedded Systems. They offer silicon proven semiconductor IP and services with comprehensive hardware and software experience.
Contact: info@intilop.com
Kevin Moore.
Intilop Corporation http://www.intilop.com
4800 Great America Pkwy Ste 231
Santa Clara, CA 95054.
Ph: 408-496-0333, Fax: 408-496-0444
|
Related News
- Intilop (formerly intelop) releases new fully integrated FPGA-SOC-Platform with TOE, PCI Express and system peripherals that raise the bar in TOE system integration
- Intilop (Formerly Intelop) announces a Strategic partnership agreement with BNP Paribas, a major French bank, to deliver 10 G Bit Networking System Solutions for Financial applications
- Intilop announces acceptance of their TCP/IP offload engine silicon IP by a major financial institution
- Intilop corporation (formerly intelop) releases a series of new TOE IP solutions that offer the fastest with lowest latency, highest TCP/IP performance and smallest size
- Intilop (formerly Intelop) corporation's TCP Offload engine IP solution delivers amazing TCP/IP throughput as reported by customers in system level performance testing
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |