ARM CoreSight Technology Extends Real-time System Visibility to All Software Developers
Introduction of the CoreSight system trace macrocell and the trace memory controller lowers the cost of providing complete real-time debug and trace visibility
CAMBRIDGE, UK - April 27, 2010 - ARM [(LSE: ARM); (Nasdaq: ARMH)] announced today at the Embedded Systems Conference in San Jose the launch of the ARM® CoreSight™ System Trace Macrocell and Trace Memory Controller providing software and system on chip (SoC) developers with a cost effective, industry-standard debug and optimization SoC platform solution.
The ARM CoreSight System Trace Macrocell (STM) extends to all software developers, in particular application and kernel developers, real-time visibility of software and hardware execution enabling a low latency and high bandwidth hardware assisted instrumentation debug capability; unlike pure software instrumentation STM delivers more visibility without impacting the SoC behavior.
STM builds upon the success of instrumentation trace, which has been widely adopted in the microcontroller market and supported by Keil tools, and provides software developers with the means of tuning software for both robustness and faster execution on ARM processor-based systems.
The CoreSight Trace Memory Controller (TMC) eliminates the need for dedicated trace interfaces and enables the SoC designer to use existing system memory to collect trace information. Real-time on-chip visibility is made available to all developers, including OEM third party software developers, enabling use of real-time trace information right up to the point of mass production, improving product quality and reducing implementation cost.
ARM worked with a number of leading OEM Partners and the Mobile Industry Processor Interface (MIPI®) Alliance to define the system trace technology.
"As the complexity and performance of mobile devices increases, test and debug is a crucial activity for the MIPI Alliance. ARM leadership in debug and trace is a key asset for MIPI," said Joel Huloux, Chairman of the Board, MIPI Alliance, Inc. "By providing System Trace IP that is designed to comply with the MIPI specifications ARM will make System Trace a de-facto standard across industries."
"On-chip visibility is critical to product success. We see so many engineering projects which would fail if they were unable to debug system problems," said Stephan Lauterbach, General Manager, Lauterbach GmbH. "The new CoreSight IP makes hardware assisted debug affordable and usable by all, this is a key milestone for the debug and trace industry."
"ARM silicon Partners have been implementing the CoreSight debug and trace infrastructure in their chipset designs for several generations," said Mike Dimelow, Director of Marketing, Processor Division, ARM. "The CoreSight STM will enable an OEM's third party software eco-system to take advantage of hardware-based debug and trace for the first time, making ARM processor-based silicon the easiest platform on which to optimize software."
Availability
The ARM CoreSight STM and Trace Memory Controller are available for licensing now. Tool support by ARM is planned for the second half of 2010.
For more information on how to integrate STM and TMC in your SoC listen now to the CoreSight debug & trace webinar http://seminar2.techonline.com/s/arm_mar0910
CoreSight @ ESC
CoreSight technology has now been adopted by the majority of ARM Partners and the growing ecosystem of leading tools vendors around CoreSight technology will in view at this year's Embedded Systems conference. More than 12 companies demonstrating their support will be present at the event including Arium, iSystem, Lauterbach, Mentor, Macraigor, Hitex, SEGGER, Signum, Ashling, Agilent, IAR and GreenHills.
In addition, ARM will be holding a workshop at the Embedded Systems Conference entitled "Building Powerful Applications for the Cortex-M3 Quickly and Easily." The practical workshop will show how development tools have evolved to take advantage of ARM CoreSight technology to deliver powerful applications fast.
About CoreSight
CoreSight technology is a complete SoC level multicore debug and real-time trace solution which enables ARM platform users to accelerate their time to market and de-risk their product development. CoreSight products include a wide range of trace macrocells for ARM processors, system and software instrumentation and a comprehensive set of IP blocks to enable the debug and trace of the most complex, multicore SoCs.
About ARM
ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. Find out more about ARM by following these links:
- ARM website: http://www.arm.com/
- ARM Connected Community: http://www.arm.com/community/
- ARM Blogs: http://blogs.arm.com/
|
Arm Ltd Hot IP
Related News
- eSOL's eCROS Real-Time OS-Based Software Platform Extends CPU Support to ARM Cortex-R Series
- Green Hills Software Announces INTEGRITY(TM) Real-Time Operating System For ARM Processors
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- eT-Kernel Real-Time Operating System Supports ARMv8-M Architecture for Next-Generation ARM Cortex-M Family
- Sonics Introduces SoC Performance Profile and Debug IP for System Architects and Software Developers
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |