Virage offers nonvolatile RAM to integrate on an SoC
Virage offers nonvolatile RAM to integrate on an SoC
By Jeanne Graham, EBN
February 22, 2002 (2:45 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020222S0048
Virage Logic Corp. today will unveil a product that allows system designers to reduce bills of materials by integrating small amounts of nonvolatile memory on an SoC using a standard logic process. Novea RAM, the first in Virage's new embedded-memory line, retains its contents at power-off while allowing data to be reprogrammed and erased. "This duplicates the circuit technology of flash [memory] on a standard logic process without extra mask layers," said Vin Ratford, vice president of marketing and business development at the Fremont, Calif., IP vendor. Available on Taiwan Semiconductor Manufacturing Co. Ltd.'s 0.18-micron process, and 0.13-micron later this year, Novea RAM addresses applications such as set-top boxes, chip identification, and electrical metering equipment. Designers can choose the size and shape of the nonvolatile memory from a density of a few hundred bits up to 16Kbits, Ratford said. Given the product's low density , Virage expects the new memory will typically be used to replace EEPROM. About 1.5 billion EEPROM units were shipped last year, and about 85% of those units had densities of 16Kbits or less, Ratford said. Electrically, however, Novea RAM is more like flash memory, which means designers also have an alternative to low-density embedded flash, he said. "It's one of those innovative techniques that would allow you to easily integrate another little piece of the SoC picture," said Jim Feldhan, an analyst at Semico Research Corp., Phoenix. "Why have another tiny package sitting off the chip, when now you can integrate it and there's no real penalty?" Novea RAM is currently designed for 1,000 write operations at speeds of 100ms, regardless of the memory size. An on-chip charge pump of 7 to 12V allows users to write to the memory in the field. License fees for Novea RAM range from $100,000 to $500,000 for pure-play foundries. An additional royalty is assessed per chip, Virage said.
Related News
- Virage Logic Offers Broadest Portfolio of Embedded Non-Volatile Memory (NVM) Solutions at TSMC
- Virage offers multiport memory for SoC designs
- GlobalFoundries Acquires Renesas' Non-Volatile Resistive RAM Technology to Proliferate IoT and 5G Applications
- Dialog Semiconductor Licenses its Non-Volatile Resistive RAM Technology to GLOBALFOUNDRIES for 22FDX Platform, Targeting IoT and AI
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |