Dolphin Integration concentrates on cost-cutting with the Standard Cell Library HD-BTF for 65 nm processes
Meylan, France – May 7, 2010. Fabless companies can seize the opportunity to decrease the area of their logic blocks by 5 to 10% with the highest-density Standard Cell Library available in the 65 nm technological process!
Reducing silicon costs is a permanent concern for SoC Integrators targeting applications with high fabrication volumes, especially with the care needed for mismatch resilience. Given the increasing complexity of logic designs in advanced process nodes, and the ever growing size of logic blocks, embedding a “cost-cutting” Library is now committed.
To facilitate cost-optimized designs, the Dolphin’s 65 nm High Density Library, HD-BTF is the solution of choice.
HD-BTF indeed is a real star for cost reduction with 5 to 10% higher density than typical 7 tracks standard cell libraries after P&R:
- 6 track library
- High Density Spinner cell for reduced sequential area
- Density optimized cell layout and placement of pins
- Delivered with the “4 season scripts” for an automated optimization at each step of the implementation flow
More information on the key benefits and performances of HD-BTF is available directly on the link below:http://www.dolphin.fr/flip/sesame/65/sesame_65_HD_BTF.html
Skeptical Standard Cell would-be Users can easily benchmark this Standard Cell Library against any other with the Sofia Benchmark and the Motu Uta public standard, so they must feel free to visit our website:http://www.dolphin.fr/flip/sesame/sesame_benchmark.php or contact sesame@dolphin.fr
The High-Density Panoply including a complete solution for all elements of the logic design is also available to address the cost reduction challenge at the architectural level.
The panoply includes Single Port and Dual Port RAMs, metal programmable ROMs, Register Files and standard cells.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs. For more information about Dolphin, visit: www.dolphin.fr/sesame
|
Dolphin Design Hot IP
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- Dolphin Integration introduces a new Panoply of Silicon IPs for reducing the 65 nm silicon area up to 10%
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |