Magma's Titan Supports IPL 1.0 Standard for Interoperable Process Design Kits
SAN JOSE, Calif., May 11, 2010 — Magma® Design Automation Inc. (Nasdaq: LAVA), a provider of chip design software, announced today that the Titan™ Mixed-Signal Platform has been validated to support the interoperability and accuracy requirements of the IPL 1.0 Interoperable Process Design Kit (iPDK) standard. The Interoperable PDK Libraries (IPL) Alliance standard eliminates the need to develop multiple proprietary PDKs and design databases, reducing development costs, shortening delivery schedules and providing designers earlier access to new advanced process technologies across multiple tools. The combination of Titan's advanced capabilities and compliance with the IPL 1.0 standard provides designers with the fastest path to mixed-signal silicon.
“We have already collaborated with Magma to qualify Titan for the first foundry-specific 65-nm iPDK, which TSMC spearheaded,” said Tom Quan, deputy director of design methodology and service marketing at TSMC. “TSMC is pleased that the Titan Mixed-Signal Platform also meets the iPDK quality standards set in IPL 1.0. This will help us deliver greater choices and advanced design features to our end customers."
"With the remarkable growth in the number of mixed-signal systems on chip (SoCs), designers need solid analog and digital design solutions that enable them to handle increased complexity while shortening the design cycle,” said Anirudh Devgan, general manager of Magma's Custom Design Business Unit. "By working with the IPL Alliance to validate the Titan Mixed-Signal Platform for the new IPL 1.0 standard, Magma helps designers accelerate analog and mixed-signal design without compromising accuracy."
About IPL 1.0
IPL 1.0 is a major accomplishment achieved through the collaboration of IPL Alliance member companies. Semiconductor foundries and integrated device manufacturers (IDMs) can use this standard to build a single iPDK that works with multiple Open Access-based custom design tools, reducing development costs and the need to support vendor-specific PDKs. Electronic design automation (EDA) vendors can use this standard to validate that their tools work with the iPDKs delivered by the foundries and IDMs.
The Titan Mixed-Signal Solution: Integrating Analog and Digital implementation
Titan is the industry's first platform to truly integrate analog design, digital implementation and verification. With automated mixed-signal assembly and verification, Titan provides an order-of-magnitude productivity improvement over other analog flows. Titan comprises user-friendly full-custom schematic and layout editors, an analog simulation environment, correct-by-design schematic-driven layout (SDL) and integration with Magma tools for simulation and physical verification. It provides a unified mixed-signal design cockpit with very high capacity and a very fast database access mechanism. Titan's analog and special-signal shape-based routing provides speed, repeatability and easy implementation of engineering change orders (ECOs). By fully embedding Magma’s Talus® platform, Titan combines the high-level efficiency of Magma's digital implementation tools with full-custom analog design tools.
Titan ADX, an integral part of Magma's Titan mixed-signal design platform, focuses on solving analog/mixed-signal design, optimization and porting challenges. The Titan ADX model-based approach allows circuit optimization and porting in a fraction of the time required by simulation-based techniques. The technology enables product groups to push the design envelope for extreme performance, to center the design for multiple process, voltage and temperature (PVT) corner cases, and to reduce power and jitter. In addition to providing an efficient and predictable method to store analog circuits, Titan ADX reduces design porting time from several weeks to just days.
About Magma
Magma's electronic design automation (EDA) software provides the "Fastest Path to Silicon"™ and enables the world's top chip companies to create high-performance integrated circuits (ICs) for cellular telephones, electronic games, WiFi, MP3 players, digital video, networking and other electronic applications. Magma products are used in IC implementation, analog/mixed-signal design, analysis, physical verification, circuit simulation and characterization. The company maintains headquarters in San Jose, Calif., and offices throughout North America, Europe, Japan, Asia and India. Magma's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.
|
Related News
- Magma's Titan Mixed-Signal Platform Supports TSMC's 65- and 40-nm Interoperable Process Design Kits (iPDKs)
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
- SystemC Ecosystem gets boost with Accellera's new SystemC CCI 1.0 Standard
- SpringSoft's Laker Layout Supports TSMC 40-nm Technology with Interoperable Process Design Kit
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |