Register File with low power retention mode and 3 speed options
Marvell plans 40-nm ARM server processors
Partners include one working on port of Windows to ARM
Rick Merritt, EETimes
(05/10/2010 7:52 PM EDT)
SAN JOSE, Calif. — Marvell Technology Group Ltd. aims to supply silicon for ARM-based servers with 40-nm multicore processors it will ship this year. It is working with multiple partners including one that hopes to port a server version of Microsoft Windows to ARM.
"We have on the road map quad-core symmetric multiprocressing enterprise ARM-based SoCs that will be here soon," said Simon Milner, vice president of Marvell's enterprise group. "There's a huge opportunity here because the market is x86 dominated and ARM can bring power consumption breakthroughs into this space," he said.
|
Related News
- Baidu taps Marvell for ARM storage server SoC
- Marvell Launches ARMADA – New Application Processors for Next Generation Mobile Computing and Intelligent Connected Devices
- VyperCore plans 5nm RISC-V server chip and card
- SEMIFIVE joins Arm Total Design with plans to develop Arm Neoverse-powered HPC Platform
- ScaleFlux To Integrate Arm Cortex-R82 Processors in Its Next-Generation Enterprise SSD Controllers
Breaking News
- Equal1 advances scalable quantum computing with CMOS-compatible silicon spin qubit technology
- New Breakthroughs in China's RISC-V Chip Industry
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Intel Announces Strategic Investment by Silver Lake in Altera
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- AMD Achieves First TSMC N2 Product Silicon Milestone
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |