Cadence to Acquire Denali
Complementary Transaction Supports Cadence’s EDA360 Vision
SAN JOSE and SUNNYVALE, Calif. – May 13, 2010 – Cadence Design Systems, Inc. (Nasdaq: CDNS), a leader in global electronic design innovation, and Denali Software, Inc., a leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that the companies have entered into a definitive merger agreement under which Cadence will acquire Denali for $315 million in cash. Denali is expected to have approximately $45 million in cash at closing. In alignment with its EDA360 strategy, this transaction expands Cadence’s solution portfolio to deliver efficient and cost-effective system component modeling and IP integration. The transaction was unanimously approved by the Cadence and Denali Boards of Directors.
"Denali’s strengths in Memory Models, Design IP, and Verification IP accelerate the execution of Cadence's recently announced EDA360 vision, creating new opportunities for the company," said Lip-Bu Tan, president and chief executive officer of Cadence. "We are excited to welcome Denali's talented employees and look forward to delivering the value inherent in this combination."
"Bringing our two companies together provides a path for future growth, as well as expanded opportunities for our customers and employees," said Sanjay Srivastava, president and chief executive officer of Denali. "Cadence is a leader in global electronic design and is the right match for Denali and its employees. I am personally excited to be a part of the Cadence team and to help realize the EDA360 vision."
EDA360 centers on three components: (1) System Realization - the development of a complete hardware/software platform with all of the capabilities needed to begin applications development and deployment; (2) SoC Realization - the development of a single system on chip (SoC), including silicon IP and "bare-metal" software; and (3) Silicon Realization - everything required to get a design into silicon, including the creation and integration of large digital, analog, and mixed-signal IP blocks.
The merger will accelerate the delivery of the solutions outlined in this vision:
- Denali's memory models provide system component modeling and verification capabilities required in System Realization.
- Denali's Design IP products enhance the Cadence Open Integration Platform required in SoC Realization.
- Denali's ease-of-use and well-established support of third-party simulators by its Verification IP (VIP), coupled with the focus on metric-driven and compliance management of Cadence's VIP, make this combination highly complementary and necessary for SoC Realization, and enable Cadence to expand its third-party simulation support.
Cadence intends to finance the transaction with available cash. The transaction is expected to be accretive to Cadence’s fiscal year 2011 earnings per share.
For more information, see the Question and Answer document on the Cadence website at www.cadence.com/cadence/investor_relations/Documents/DenaliQA.pdf.
Audio Webcast Scheduled
Lip-Bu Tan, Cadence's president and chief executive officer, and Kevin S. Palatnik, Cadence's senior vice president and chief financial officer, will host an audio webcast to discuss the merger on May 13, 2010, at 5:30 a.m. (Pacific) / 8:30 a.m. (Eastern). Attendees are asked to register at the Web site at least 10 minutes prior to the scheduled webcast. An archive of the webcast will be available starting May 13, 2010 at 8:30 a.m. (Pacific) and ending May 20, 2010 at 8:30 a.m. (Pacific). Webcast access is available at www.cadence.com/company/investor_relations.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design, verify, and implement advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, California, with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
About Denali
Denali is a world-leading provider of electronic design automation (EDA) tools, intellectual property (IP), software and design platforms for system-on-chip (SoC) design and verification. Denali delivers the industry's most widely-used solutions for deploying PCI Express, USB, NAND Flash and DDR SDRAM subsystems in electronic designs. Developers use Denali's EDA, IP products, and services to simplify design, reduce risk, and accelerate time-to-market for their complex SoC designs. Founded in 1995, Denali is headquartered in Sunnyvale, California and serves the global electronics industry with direct sales and support offices in North America, Europe, Japan, and Asia. www.denali.com.
|
Cadence Hot IP
Related News
- Cadence to Acquire BETA CAE, Expanding into Structural Analysis
- Cadence to Acquire Intrinsix Corporation from CEVA
- Cadence to Acquire Rambus PHY IP Assets
- Cadence to Acquire Future Facilities, A Pioneer in Data Center Digital Twins
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |