English
Analyst: Xilinx at risk of double ordering
Dylan McGrath, EE Times
(05/18/2010 4:08 PM EDT)
SAN FRANCISCO—Programmable logic vendor Xilinx Inc. continues to face the risk of double ordering by customers due to growing lead times for some of its parts, according to a Wall Street analyst.
Christopher Danely, an analyst at J.P. Morgan, noted in a report circulated Tuesday (May 18) that Xilinx (San Jose, Calif.) recently stated that lead times for some Virtex-5 FPGAs have extended to more than 10 weeks, above last quarter's range of four to six weeks. Danely said his firm also remains concerned about recent comments from Cisco Systems Corp. regarding inventory build in the communications supply chain.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Xilinx, Inc. Hot IP
Related News
- U.S. Passes CHIPS Act, Increasing Restrictions on China Lead to Rising Geopolitical Risk, Says Trendforce
- Algo-Logic Systems Delivers Ultra-Low-Latency Pre-Trade Risk Check (PTRC) Solution Powered by Xilinx
- Xilinx and IBM First to Double Interconnect Performance for Accelerated Cloud Computing with New PCI Express Standard
- Analysts fret over FPGA lead times
- Xilinx Appoints Executive VP & General Manager to Lead Advanced Platforms Group
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards