Mentor Graphics Announces New FPGA Synthesis Innovation in Precision Synthesis 2010a Release
WILSONVILLE, Ore., May 20, 2010 — Mentor Graphics Corporation (NASDAQ: MENT) today announced its Precision® Synthesis 2010a product that provides a variety of enhancements, including new capabilities for mil-aero and safety-critical applications, integration with other Mentor tools, major Quality-of-Results (QoR) improvements, synthesis for lower power, and encryption based on the IEEE P1735 standard.
The Precision Synthesis 2010a product has introduced several feature and flow innovations targeting mil-aero and safety-critical applications. Because design assurance processes such as DO-254 often require extensive verification of the synthesized netlist, Precision 2010a introduces “assured synthesis mode” to avoid synthesis/simulation mismatches and ensure all performed optimizations are formally verifiable. For design processes that demand requirements tracking, the Precision product now integrates with Mentor Graphics ReqTracer™ to trace requirements from original specification through synthesis and place-and-route.
“Precision Synthesis 2010a is our most significant FPGA synthesis release in years,” stated Daniel Platzker, Mentor Graphics FPGA product line director, Design Creation and Synthesis Division. “We worked closely with FPGA vendors and key customers to deliver a high-performance solution and technology innovation to address the requirements for a variety of industry applications.”
The new 2010a release also improves its integration within Mentor Graphics FPGA flow to offer a comprehensive design environment. It tightens its integration between Precision Synthesis and FormalPro™ equivalence checking, the I/O Designer™ tool for FPGA-PCB design, the Catapult® C high level synthesis tool, HDL Designer™ tool for design creation and reuse, the ModelSim® and Questa® tools for simulation, and the new ReqTracer requirements tracking tool.
“System houses continue to demand more complete and integrated solutions for their FPGA development,” says Gary Smith, principal of Gary Smith EDA. “Precision’s integration within Mentor’s FPGA flow is important in creating such a comprehensive design environment.”
Additional features in the Precision 2010a product include:
- Quality-of-Results (QoR): Precision 2010a delivers significant QoR improvements, overcoming a major bottleneck in achieving design closure. Performance improvement is 12% on average and up to 30% for some device families.
- Low Power Synthesis: Power efficiency is a high priority as FPGAs move into mobile and hand-held applications. Low power synthesis can reduce overall dynamic power by applying optimizations such as reduction of switching activity in clock routes, power-efficient memory access, and power-aware retiming.
- Precise-Encrypt: Design security is another concern among developers and IP providers. Precision 2010a introduces Precise-Encrypt, an FPGA vendor-independent encryption flow based on the IEEE P1735 draft. Precise-Encrypt allows encrypted HDL to be shared with project teams, development partners, and IP vendors without disclosing proprietary content. When used with the Mentor ModelSim or Questa tool, designers can use the same encrypted HDL for both simulation and synthesis, thereby ensuring consistency between the verification and implementation flows.
- Precise-IP™: Mentor’s FPGA vendor-independent IP platform has been further enhanced with additional Mentor cores and third-party cores from new partners. Precise-IP partners currently include ARM®, AeroFlex, CAST, EnSilica, Eureka Technology, Helion, IPextreme®, Innovative Logic, OptNgn, and Sital.
Pricing and Availability
The Precision Synthesis product line is available now with a starting price of approximately $21,000. Consult your Mentor Graphics sales office for specific pricing. For more information on the Precision Synthesis product line and other FPGA solutions from Mentor Graphics, visit the company website at: www.mentor.com/precision.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,425 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
Related News
- EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow
- FFT Library from OptNgn Validated for use in Mentor Graphics' Precision FPGA Synthesis
- IP Cores from Eureka Technologies Validated for Mentor Graphics' Precision FPGA Synthesis
- IP Cores from IPextreme Support Mentor Graphics' Precision Synthesis FPGA Tool
- Mentor Graphics Announces Precision RTL Plus for FPGA Synthesis -- Vendor-Independent Solution for Breakthrough Productivity
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |