180nm OTP Non Volatile Memory for Standard CMOS Logic Process
Cadence and IBM Team to Develop Leading-Edge IP
Agreement Will Deliver Faster, Higher Quality Systems-on-Chips
SAN JOSE, CA-- May 24, 2010 - Cadence Design Systems, Inc. (NASDAQ:CDNS - News), the global leader in EDA360, today announced a joint development agreement with IBM to create high-performance integration-optimized IP that will help customers deliver leading-edge designs while reducing the risk and time associated with integrating complex SoC Designs.
Under the agreement, the companies will develop DDR PHYs, memory controllers, and protocols such as PCIe and Ethernet under 32-nanometer silicon-on-insulator. The technology will be used in servers, video games and other devices and will be available through the newly announced Cadence® Open Integration Platform.
A core component of its EDA360 vision, the Cadence Open Integration Platform comprises an integration design environment, integration-optimized IP and on-demand integration services, all facilitated by Cadence's leading mixed-signal and digital design, verification and implementation technologies.
"Qualifying and integrating complex IP is a costly and growing burden for many of our customers," said Vishal Kapoor, vice president, Product Management of Cadence. "We look forward to teaming with IBM to relieve some of that burden for engineering teams as they grapple with SoCs and systems that will only continue to grow in size and complexity."
"The IP we're working on with Cadence will provide state of the art building blocks that will allow our customers to build more powerful, higher bandwidth networking and communications technology," said Marie Angelopoulos, director, IBM Microelectronics. "This collaboration with Cadence combines IBM's expertise in developing and integrating process and IP technology with Cadence's experience in IP development to supply customers with the tools needed to build a new generation of communications infrastructure."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com/.
|
Search Silicon IP
Cadence Hot IP
Related News
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- Ecosystem Collaborations Bring Full Stack Software Solutions to Develop Leading-edge Automotive Applications From Day One
- Intel Wins US Government Project to Develop Leading-Edge Foundry Ecosystem
- Siemens' Solido SPICE now certified for multiple leading-edge Samsung Foundry processes
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |