AMBA Parameter Configurable Multi-Channel DMA Controller (typically 1 to 256)
Cyclic Design Announces Enhanced BCH ECC Portfolio: G14X IP Supports 64-bit Error Correction for NAND Flash Applications
Austin, TX - June 9, 2010 - Cyclic Design (cyclicdesign.com) announces the availability of its G14X BCH ECC solution for NAND flash applications. The G14X IP is an extension of the G14 IP that enables correction of up to 64 bits per ECC correction block. Companies can protect not only their NAND Flash controller investment, but also their IP investment by ensuring it can scale to support future products.
While the G14X IP is interface-compatible with Cyclic Design's other BCH ECC IP, it also incorporates an asychronous interface within the ECC module. By running corrections at a higher clock rate, customers may target either lower latency or smaller designs by utilizing a high-speed clock for corrections. The IP also offers other optimizations to minimize correction latency.
Eric Deal, President of Cyclic Design, says, "The G14X IP further extends Cyclic Design's ECC capabilities, establishing Cyclic Design as the premier BCH ECC vendor for NAND Flash applications. Cyclic Design's flexible architecture also enables the IP to support a wide range of applications with the same IP design."
Cyclic Design's IP is available in verilog and is designed for use in both standalone NAND flash controllers as well as high-performance SSD applications, where the error correction can be shared among several channels of NAND flash. It supports programmable selection of block sizes and ECC levels and is parametrized to support a variety of performance and ECC options. The design runs at 300 MHz in the TSMC 45nm LP process and is also compatible with FPGA applications.
About Cyclic Design, LLC
Cyclic Design provides IP and consulting services for the semiconductor industry. The company specializes in ECC and NAND flash technology but has a broad base of experience through its president, Eric Deal, who has over 15 years of industry experience.
For additional information and data sheets on Cyclic Design ECC solutions, contact Eric Deal or visit http://cyclicdesign.com.
|
Related News
- Cyclic Design Releases Advanced BCH Error Correction IP for Next Generation NAND Flash Applications
- Evatronix enhances its NAND Flash Controller with OCP interface and BCH error correction code
- ECC Tek Announces Ultra-High-Performance Binary BCH Encoders and Decoders
- Microchip Technology Expands Processing Portfolio to Include Multi-Core 64-bit Microprocessors
- Arasan Chip Systems expands its storage IP Portfolio with ONFI 4.1 PHY and I/O PAD IP seamlessly integrated with its NAND Flash Controller IP for UMC 28nm SoC Designs
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |