GiDEL Announces The Availability Of TotalHistory, A New Level in ASIC Prototyping and FPGA Debug
June 15, 2010, Anaheim, CA – GiDEL Inc., the first company to provide ASIC Prototyping Systems announced today the availability of TotalHistory™, the most advanced debugging feature available in today’s ASIC Prototyping solutions and FPGA based systems.
TotalHistory is a software only solution enabling users to define a list of signals in the design which they want to trace at full system speed. There is practically no limit on the number of signals traced. The user can then view the trace using a waveform viewer to debug and validate the design. Optionally, an API is available for queries by advanced users.
“TotalHistory enables users to have visibility of any signal in their designs, for virtually unlimited trace depth, with no or minimal degradation in performance”, said Reuven Wientraub, GiDEL’s Founder and CTO. “TotalHistory opens the horizon for new debug and validation methodologies including dumping internal data while running at customer site, finding random glitches in long runs, etc. It leverages the unique architecture of our systems eliminating the need of additional costly hardware.”
TotalHistory is available with GiDEL’s PROC_SoC ASIC Prototyping Systems and PROC Boards FPGA-based High Performance Computing (HPC) accelerators. GiDEL is demonstrating TotalHistory at this year’s Design Automation Conference in Anaheim, California on June 14-16, at booth 912.
For more information on GiDEL’s PROC_SoC ASIC Prototyping Systems please see www.gidel.com/asic-prototyping.
About GiDEL
GiDEL is the first company to introduce ASIC Prototyping Systems and FPGA-based Vision, imaging and HPC acceleration solutions. It consistently leads the market with cutting-edge architectures, solutions and methodologies.
For more information please see www.gidel.com
|
Related News
- Corigine Delivers a Next-Generation Prototyping System for ASIC and Pre-Silicon Software Development
- S2C Announces Next-Gen Prodigy MDM Pro to Simplify and Speed Up FPGA Prototyping Debug Process
- Gidel Provides 3x Acceleration of FPGA and ASIC Development and Validation for Vision and Image Processing
- DINI Group announces immediate availability of the DNVUPF4A - Prototyping for 5G
- S2C Prodigy Player Pro New Configuration Cockpit Streamlines FPGA Prototyping And Debug Setup
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |