IP Cores, Inc. Ships High-Speed Lossless Compression Core
Palo Alto, California, June 22nd, 2010 -- IP Cores, Inc. has shipped another version of its high-speed lossless data compression IP core.
"Our new core in the LZR1 family of cores supports lossless data compression with large block size ," said Dmitri Varsanofiev, CTO of IP Cores. "As all other cores in the LZR1 family, the core is scalable with throughputs of 10 Gbps easy to achieve in both ASIC and FPGA".
Lossless Compression
Lossless data compression is a class of data compression algorithms that allows the exact original data to be reconstructed from the compressed data. Lossless compression is used when it is important that the original and the decompressed data be identical, or when no assumption can be made on whether certain deviation is uncritical. Typical applications include data storage and transmission.
LZR1 Family of Cores
LZR1 implements the lossless compression algorithm on short units of data (“frames”). The core supports configurable maximum frame sizes. The design is fully synchronous and available in multiple configurations varying in bus widths and throughput.
LZR1 can easily deliver 10 Gbps of throughput in both FPGA and ASIC implementations. The compression ratio greatly depends on the data and somewhat depends on the frames size; on typical file corpuses varies between 1.5 and 2.
GCE1 datasheet is available on the IP Cores, Inc. Web site at http://ipcores.com/lzr1_lossless_compression_ip_core.htm
For more information about IP Cores’ product line, please visit www.ipcores.com .
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security, error correction, and DSP IP cores. Founded in 2004, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), secure SHA and MD5 hashes, lossless data compression cores, low-latency fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, BCH and Viterbi decoder cores.
|
IP Cores, Inc. Hot IP
Related News
- IP Cores, Inc. Ships a High-Speed Forward Error Correction (FEC) IP Core
- Ambarella A5s with High-Speed CPU and Low-Power 45nm Technology Makes Pocket-Sized Hybrid Cameras a Richer User Experience
- Xilinx Ships Virtex-5 FXT FPGAs, Delivering the Ultimate in System Integration for Designs That Demand High-Performance Processing and High-Speed Serial I/O
- Altera Ships the Industry's First FPGA with 20 High-Speed Transceiver Channels
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |