IP Cores, Inc. Ships High-Speed Lossless Compression Core
Palo Alto, California, June 22nd, 2010 -- IP Cores, Inc. has shipped another version of its high-speed lossless data compression IP core.
"Our new core in the LZR1 family of cores supports lossless data compression with large block size ," said Dmitri Varsanofiev, CTO of IP Cores. "As all other cores in the LZR1 family, the core is scalable with throughputs of 10 Gbps easy to achieve in both ASIC and FPGA".
Lossless Compression
Lossless data compression is a class of data compression algorithms that allows the exact original data to be reconstructed from the compressed data. Lossless compression is used when it is important that the original and the decompressed data be identical, or when no assumption can be made on whether certain deviation is uncritical. Typical applications include data storage and transmission.
LZR1 Family of Cores
LZR1 implements the lossless compression algorithm on short units of data (“frames”). The core supports configurable maximum frame sizes. The design is fully synchronous and available in multiple configurations varying in bus widths and throughput.
LZR1 can easily deliver 10 Gbps of throughput in both FPGA and ASIC implementations. The compression ratio greatly depends on the data and somewhat depends on the frames size; on typical file corpuses varies between 1.5 and 2.
GCE1 datasheet is available on the IP Cores, Inc. Web site at http://ipcores.com/lzr1_lossless_compression_ip_core.htm
For more information about IP Cores’ product line, please visit www.ipcores.com .
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security, error correction, and DSP IP cores. Founded in 2004, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), secure SHA and MD5 hashes, lossless data compression cores, low-latency fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, BCH and Viterbi decoder cores.
|
IP Cores, Inc. Hot IP
Related News
- IP Cores, Inc. Ships a High-Speed Forward Error Correction (FEC) IP Core
- Ambarella A5s with High-Speed CPU and Low-Power 45nm Technology Makes Pocket-Sized Hybrid Cameras a Richer User Experience
- Xilinx Ships Virtex-5 FXT FPGAs, Delivering the Ultimate in System Integration for Designs That Demand High-Performance Processing and High-Speed Serial I/O
- Altera Ships the Industry's First FPGA with 20 High-Speed Transceiver Channels
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |