JEDEC Announces Key Attributes of Upcoming Universal Flash Storage Standard
Next-generation Flash Memory Specification Designed to Meet Mobile Industry’s Storage and Performance Needs
ARLINGTON, Va., USA – JUNE 23, 2010 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced selected key attributes of its widely-anticipated Universal Flash Storage (UFS) Standard. With publication forecasted for late 2010, JEDEC UFS is being designed as a next-generation specification that will enable higher performance and faster data transfer rates when flash memory storage is used in products such as laptops, mobile phones (including smart phones), and other portable consumer electronics devices.
Speaking from a recent technical committee meeting in Toronto, Mian Quddus, Chairman of JEDEC’s JC-64 Committee for Flash Memory Modules, noted: “By bringing principal consumer electronic and mobile/smart phone OEMs together with major chip manufacturers, JEDEC is able to ensure that UFS will meet the most up-to-date needs of the mobile industry.” He added, “And UFS is not just targeted to the requirements of today, but is also being designed with the flexibility needed to accommodate future device requirements.”
UFS performance is envisioned as a quantum leap beyond the existing embedded non-volatile memory system standard, e•MMC, with UFS’ architecture better suited to high-performance mobile computing. UFS will adopt and optimize e•MMC features including the high priority interrupt feature included in the most recent e•MMC update, e•MMC v4.41. UFS is also designed to enable improved random access, as well as simultaneous read/write data flow, both of which are intended to benefit device performance.
Other selected JEDEC UFS attributes include:
- Functionality defined in the UFS standard will fully leverage and utilize the performance gains in the next-generation Flash media access standards such as ONFi and Toggle Mode.
- Based upon leading industry interface standards, such as the Mobile Industry Processor Interface (MIPI) Alliance’s M-PHY and UniPro.
- UFS adopts the widely recognized SCSI as the basis for its command set with provisions for UFS specific features including Security, Partitioning, ERASE/TRIM, and more.
- Layering architecture, including PHY, LINK, Translation and Protocol layer that has well-defined functions at the individual layers working together to achieve the highest performance and functionality for the advanced UFS storage device.
- Mechanical specifications for both the embedded package ballout and removable card designed to accommodate a high speed signal without degrading the signal integrity.
About UFS
The proposed JEDEC UFS standard will define a multi-gigabit per second high speed interface for embedded mass storage and removable cards, and will address the need for high-speed, high-capacity mass storage devices, as well as support for bootable storage devices and I/O devices. Power, performance, pin count and system scalability are the main focus areas for UFS.
About JEDEC
JEDEC is the leading developer of standards for the solid-state industry. Over 3,000 participants, appointed by nearly 300 companies, work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards that they generate are accepted throughout the world. All JEDEC standards are available online at www.jedec.org, at no charge.
|
Related News
- JEDEC Updates Universal Flash Storage (UFS) and Supporting Memory Interface Standard
- JEDEC Advances Universal Flash Storage (UFS) Removable Card Standard 3.0
- JEDEC Publishes Update to Universal Flash Storage (UFS) Standard
- JEDEC Publishes Universal Flash Storage (UFS) Removable Card Standard
- JEDEC Publishes Universal Flash Storage (UFS) Standard Version 2.0
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |