Altera's Quartus II Software Version 10.0 Delivers Unprecedented Performance and Productivity for High-End FPGAs
Adds Support for Altera's High-End 28-nm Stratix V FPGA Family
San Jose, Calif., July 6, 2010—Altera Corporation (NASDAQ: ALTR) today announced the release of its Quartus ® II development software version 10.0, the programmable logic industry's number-one software in performance and productivity for CPLD, FPGA and HardCopy ® ASIC designs. Quartus II software v10.0 continues to provide an industry-leading productivity advantage by delivering 2X to 3X faster compile times than the nearest competitor for high-density designs. The latest software release includes support for Altera's 28-nm Stratix®V FPGA family and offers several new productivity features that enable design teams to achieve faster timing closure and shorten time to market.
Quartus II software v10.0 supports Altera's recently announced Stratix V GX and Stratix V GS FPGAs. Stratix V GX FPGAs target high-performance, high-bandwidth applications with integrated 12.5-Gbps transceivers supporting backplane and optical modules. Stratix V GS FPGAs target high-performance digital signal processing (DSP) applications with the industry's first variable-precision DSP block. Quartus II software v10.0 includes enhancements to the software's advanced place and route algorithms, TimeQuest timing analyzer and PowerPlay power technology. These enhancements enable Stratix V FPGA customers to achieve industry-leading compile times, greater than 90 percent logic utilization, rapid timing closure and the lowest total power consumption.
The Quartus II software v10.0 offers customers a new transceiver toolkit that helps PCB designers efficiently verify transceiver signal integrity before or in parallel with application design development. The software's transceiver toolkit enables users to maximize signal timing margins and eye openings by instantly fine-tuning transceiver parameters and viewing bit error ratio (BER). The Quartus II software is equipped with an easy-to-use GUI that gives high-speed designers access to all the transceiver settings including pre-emphasis, equalization, VOD, EyeQ eye viewer and sampling position.
New Self Service Licensing Center
Altera's new self service licensing center simplifies the software licensing process by enabling Quartus II Subscription Edition software users to setup and manage software and intellectual property (IP) licenses online. Users can view, generate, modify and manage licenses 24 hours a day, 7 days a week. The software's new licensing mechanism provides customers with flexible fixed-license installations, portable floating-license usage, a simplified ordering experience and easy-to-read license files.
Additional Features Within Quartus II Software v10.0 Include:
- Enhanced Rapid Recompile—Now works with Quartus Integrated Synthesis for small design changes to deliver a compile time reduction averaging 50 percent compared to a full compile, and better timing preservation with consistent results.
- New IP and Expanded IP Base Suite—New 10Gb Ethernet MAC, 10G Base-R and XAUI PHY MegaCores ® functions are available in the latest release. DDR2 and DDR3 SDRAM Controller MegaCores functions supporting ALTMEMPHY and UniPHY are included in the Quartus II Subscription Edition software as part of the Altera ® IP Base Suite.
- Expanded QXP File Support—Enables design teams to facilitate design reuse by creating a custom component library with new post-fit netlists support in addition to existing post-synthesis netlists support.
- Expanded OS Support—First production release of Quartus II Web Edition software for Linux. Quartus II software now supports Windows 7 and added SUSE Enterprise 11 support in addition to version 10 support.
For additional information about the features offered in Quartus II software v10.0, visit www.altera.com/q2whatsnew.
“Our Stratix V family of devices dramatically raises the level of integration featured in next-generation FPGAs, making it imperative we continue to deliver the highest productivity software solutions,” said Chris Balough, senior director of software, embedded, and DSP marketing at Altera. “The features added to our latest Quartus II software enable us to continue a 2X to 3X compile time advantage over the competition so our customers can get their designs to market as quickly as possible.”
Pricing and Availability
Both the Subscription Edition and the free Web Edition of Quartus II software v10.0 are now available for download. Altera's software subscription program simplifies obtaining Altera design software by consolidating software products and maintenance charges into one annual subscription payment. Subscribers receive Quartus II software, the ModelSim® -Altera Starter edition and a full license to the IP Base Suite, which includes 16 of Altera's most popular IP (DSP and memory) cores. The annual software subscription is $2,995 for a node-locked PC license and is available for purchase at Altera's eStore.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Quartus II Software Version 9.0 Delivers Productivity Leadership for Altera's Portfolio of Transceiver FPGAs and HardCopy ASICs
- Altera's Quartus II Software Version 11.1 Delivers Arria V and Cyclone V FPGA Support and Productivity Improvements
- Altera's Industry-proven Quartus II Software Delivers Up To 4X Faster Compile Times; Expands Support for 28-nm FPGAs
- Altera's Quartus II Version 4.2 Delivers FPGA and CPLD Performance Leadership
- Altera's New Quartus Prime Design Software Extends Leadership in Design Performance and Productivity
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |