Dolphin Integration offers a cutting-edge solution for the smooth integration of a precise measurement Converter into a soC
Meylan, France – July 9, 2010 - Dolphin Integration extends their pursuit of reactivity for releasing fast and safe custom configurations for High Resolution Analog Front-Ends for Sensors. To this end, they had launched the configurator JAXSENS of a kit of pre-designed mixed-signal blocks.
The JAXSENS kit is now enriched with several blocks, such as Sigma-Delta ADC, preamplifier, multiplexer, calibratiion... from 16 to 23 bits of resolution with performances from 80 dB up to 128 dB of dynamic range. They can be combined to interface with a wide range of sensors targeting several markets such as Power Metering, Seismography, DC Measurement, Navigation System, Human Interface Devices, Battery Gauge, etc.
The value of an Analog Front End configuration is increased by a smart combination of peripherals around any ADC core for customer specific applications for matching system level requirements.
Whenever a challenge is faced of integrating a measurement system component into a SoC in order to gain a competitive edge over a PCB-based implementation, Dolphin offers cutting-edge solution to your problem. The company offers virtual components that provide System-level performances with the best silicon area trade-off, flexible configurations of the embedded functions and Right-on-First pass integration to ensure Time-to-Market.
The Jaxsens kits focuses on 180 nm as a base which can be re-targeted towards close process node.
For more information, please contact jazz@dolphin-ip.com
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: http://www.dolphin-integration.com
|
Dolphin Design Hot IP
Related News
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Dolphin Integration offers a live webinar on the proven recipe for uLP SoC
- Socionext showcase cutting-edge SoC solutions at Embedded World 2024
- Introducing the Cutting-Edge USB 3.0/ PCIe 3.0 Combo PHY IP Core in 28HPC+ for High-Performance SoC Designs
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |