Arithmetic Processing IP Core for MP3 Decoders Feature Smallest Circuit Size and Lowest Power Consumption
July 12, 2010 -- Murata Manufacturing Co., Ltd., in collaboration with Mathematec Corporation, has developed an arithmetic processing IP core for MP3 decoders that uses less than 10% of the power required for conventional general software processing.
With the proliferation of mobile devices with audio music playback features, and other increasingly advanced functions, the challenge is to find ways of reducing power consumption in future designs.
Using Murata's original hardware processing, we have developed an arithmetic processing IP core that will significantly reduce the arithmetic processing load within MP3 decoders. *1
By optimizing circuits with original Murata architecture, used in conjunction with the Spinor® circuit compression technology developed by Mathematec Corporation, we have succeeded in achieving a circuit size and power consumption level that rank among the smallest and lowest ever to have been developed. *2
This product will be made available to customers as a synthesizable soft macrocell. In addition to providing hard macrocells optimized for specific processes, we can also address customer unique requirements.
Features
-
Use less than 10% of the power required for conventional software processing *3
-
Small circuit size of 32000 gates + 76 kbit RAM
-
Low power consumption of 0.35 mW when implemented in IBM9SFLP process
-
Allows for real time decoding of MP3 bit streams at a 6 MHz clock rate
Basic Specifications
Compliant with MP3 (ISO/IEC11172-3, ISO/IEC13818-3) standards
Clock rate: | less than 20 MHz (real time decoding possible at 6 MHz) |
---|---|
Circuit size: | logic circuit – approximately 32000 gates, 76 kbit RAM |
Power consumption: | 0.35 mW (44.1 kHz 128 kbps Stereo, when implemented in IBM9SFLP process) |
Production
Product available starting July, 2010
Annotations
*1: | As a rule software or hardware-based implementation of initial MP3 processes (header decoding, Huffman decoding) will be carried out by the customer. Murata's engineering staff will provide technical assistance with these processes upon customer request. |
---|---|
*2: | As shown by evaluation results of implementation in the IBM9SFLP process. |
*3: | Based on company research and observed results, we assume the power consumption of conventional software processing to be approximately 4 mW. |
About Mathematec Corporation
The Mathematec Corporation carries out research and development in circuit reduction technology for system LSI and FPGA, as well as the commercialization of this business area. The company integrates mathematical science and technology to design basic electronic circuits which dramatically improve performance and cost efficiency.
|
Related News
- Renesas Develops Bluetooth Low Energy RF Transceiver Technologies that Simplify Board Design, Reduce Circuit Size and Increase Power Efficiency
- OmniVision Announces 4K Video Processor with Industry's Lowest Power Consumption and HEVC Compression Capability for Battery-Powered Security and Surveillance Applications
- Microsemi PolarFire FPGAs Enable Smallest, Lowest Power DisplayPort Implementations with New IP from Bitec
- SiFive Unveils E2 Core IP Series for Smallest, Lowest Power RISC-V Designs
- Kneron Announces Low Power AI Processors NPU IP Series with the Lowest Power Consumption: Less Than 5mW
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |