English
FPGA startup Tier Logic folds
Dylan McGrath
7/22/2010 3:16 PM EDT
SAN FRANCISCO—Tier Logic Inc., a programmable logic startup developing a novel processing technology to build FPGA and ASIC products on a single die, has folded, EE Times has learned.
TierLogic (Santa Clara, Calif.) shut down operations last week, unable to find funding for a series B round, according to Paul Hollingworth, Tier Logic's vice president of sales and marketing.
"Despite the fact that we had only spent less than $20 million, we couldn’t get a lead investor to come in to a series B funding round," Hollingworth wrote in an email to EE Times.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Logic Fruit Technologies Elevates FPGA Innovation with AMD Xilinx Premier Partnership
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Achronix and Logic Fruit Introduce IP Solutions for Test and Measurement Applications
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
Breaking News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- MIPI Alliance Announces Board Leadership Appointments
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets