FPGA startup Tier Logic folds
Dylan McGrath
7/22/2010 3:16 PM EDT
SAN FRANCISCO—Tier Logic Inc., a programmable logic startup developing a novel processing technology to build FPGA and ASIC products on a single die, has folded, EE Times has learned.
TierLogic (Santa Clara, Calif.) shut down operations last week, unable to find funding for a series B round, according to Paul Hollingworth, Tier Logic's vice president of sales and marketing.
"Despite the fact that we had only spent less than $20 million, we couldn’t get a lead investor to come in to a series B funding round," Hollingworth wrote in an email to EE Times.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Logic Fruit Technologies Elevates FPGA Innovation with AMD Xilinx Premier Partnership
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Achronix and Logic Fruit Introduce IP Solutions for Test and Measurement Applications
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards